

Editor's Report 60802 Draft 2.1

**September 2023
IEEE 802 Interim, Niskayuna**



Jordon Woods, Analog Devices

Overview


- Draft 2.1 is nearly complete.
 - All comments, with the exception of the comments dependent upon the time sync informative annex, have been implemented
 - All received contributions have been integrated
 - 60802 YANG
 - Digital Data sheet (YANG selections)
 - Security Update (Access control model)
 - PCS Proforma
 - Updated Figures 27 & 28 to show multiple datastores
 - Updated Figure 10 to correct representation of YANG module hierarchy
 - Contributions outstanding
 - Informative Annex for Time Sync
 - Normative Requirements for Time Sync (simulation results)

Work for this week

- A “working” draft was prepared for this week
 - D2.02 – current
 - D2.01 – missing several contributions; multiple broken links
 - A spreadsheet cross-referencing d2.02 and d2.01 have been prepared
- The intent is to review the integration of contributions to ensure the editor has faithfully reproduced the content.
- The hope is to prepare a draft that has a high probability of passing the next WG ballot.

Timeline

- Status: We are behind. Had hoped to start WG ballot in July, then Sept.
- Goal: Publication by the end of 2024



Thank you