

# 2716\* 16K (2K × 8) UV ERASABLE PROM

- **Fast Access Time** 
  - 350 ns Max. 2716-1
  - 390 ns Max. 2716-2
  - 450 ns Max. 2716
  - 490 ns Max. 2716-5
  - 650 ns Max. 2716-6
- Single + 5V Power Supply
- Low Power Dissipation
  - 525 mW Max. Active Power
  - 132 mW Max. Standby Power

- Pin Compatible to Intel® 2732 EPROM
- Simple Programming Requirements
  - Single Location Programming
  - Programs with One 50 ms Pulse
- Inputs and Outputs TTL Compatible during Read and Program
- Completely Static

The Intel<sup>®</sup> 2716 is a 16,384-bit ultraviolet erasable and electrically programmable read-only memory (EPROM). The 2716 operates from a single 5-volt power supply, has a static standby mode, and features fast single address location programming. It makes designing with EPROMs faster, easier and more economical.

The 2716, with its single 5-volt supply and with an access time up to 350 ns, is ideal for use with the newer high performance +5V microprocessors such as Intel's 8085 and 8086. A selected 2716-5 and 2716-6 is available for slower speed applications. The 2716 is also the first EPROM with a static standby mode which reduces the power dissipation without increasing access time. The maximum active power dissipation is 525 mW while the maximum standby power dissipation is only 132 mW, a 75% savings.

The 2716 has the simplest and fastest method yet devised for programming EPROMs – single pulse TTL level programming. No need for high voltage pulsing because all programming controls are handled by TTL signals. Program any location at any time—either individually, sequentially or at random, with the 2716's single address location programming. Total programming time for all 16,384 bits is only 100 seconds.

### PIN CONFIGURATION

2716					2732 <sup>†</sup>					
A7 U 2 A5 U 3 A4 U 4 A3 U 5 A2 U 6 A1 U 7 A0 U 8 O0 U 9 O1 U 10	716 	24 23 22 21 20 19 18 17 16	0 VCC 0 A8 0 A9 0 VPP 0 OE 0 OE 0 OF 0 OF 0 OF	A7 00 00 00 00 00 00 00 00 00 00 00 00 00	1 2 3 4 5 6 7 8 9	2732 32k	24   VCC 23   A8 22   A9   . 21   A11 20   OE/V <sub>PP</sub> 19   A10 18   DCE 17   O7 16   O6 15   O5			
02 [] 11 GNO [] 12			] 03 ] 04				2732			
				d.	ata	shee	et for			

### PIN NAMES


specifications

A0 A10	ADDRESSES
CE/PGM	CHIP ENABLE/PROGRAM
ŌĒ	OUTPUT ENABLE
0,-0,	OUTPUTS

### MODE SELECTION

PINS	ČE/PGM (18)	OE (20)	Vpp (21)	VCC (24)	OUTPUTS (9-11, 13-17)
Read	V <sub>IL</sub>	VIL	+5	+5	POUT
Standby	VIH	Oon't Care	+5	+5	High 2
Program	Pulsed VIL to VIH	VIH	+25	+5	DIN
Program Verify	\(\text{IL}\)	VIL	+ 25	+5	POUT
Program Inhibit	VIL	VIH	+25	+5	High Z

### **BLOCK DIAGRAM**



## **PROGRAMMING**

The programming specifications are described in the Data Catalog PROM/ROM Programming Instructions Section.

## Absolute Maximum Ratings\*

Temperature Under Bias ...  $-10^{\circ}$ C to  $+80^{\circ}$ C Storage Temperature ...  $-65^{\circ}$ C to  $+125^{\circ}$ C All Input or Output Voltages with Respect to Ground ... +6V to -0.3V  $V_{PP}$  Supply Voltage with Respect to Ground During Program ... +26.5V to -0.3V

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC and AC Operating Conditions During Read

	2716	2716-1	2716-2	2716-5	2716-6
Temperature Range	0°C - 70°C	0°C – 70°C	0°C - 70°C	0°C - 70°C	0°C – 70°C
V <sub>CC</sub> Power Supply[1,2]	5V ±5%	5V ±10%	5V ±5%	5V ±5%	5V ±5%
V <sub>PP</sub> Power Supply [2]	Vcc	Vcc	Vcc	V <sub>CC</sub>	V <sub>CC</sub>

### **READ OPERATION**


## D.C. and Operating Characteristics


•	_		Limits	11-14	Conditions		
Symbol	Parameter	Min.	Тур. [3]	Max.	Unit	Conditions	
ادا	Input Load Current			10	μΑ	V <sub>IN</sub> = 5.25V	
ILO	Output Leakage Current			10	μΑ	V <sub>OUT</sub> = 5.25V	
I <sub>PP1</sub> [2]	V <sub>PP</sub> Current			5	mA	V <sub>PP</sub> = 5.25V	
I <sub>CC1</sub> [2]	V <sub>CC</sub> Current (Standby)		10	25	mA	CE = V <sub>IH</sub> , OE = V <sub>IL</sub>	
I <sub>CC2</sub> <sup>[2]</sup>	V <sub>CC</sub> Current (Active)		57	100	mA	OE = CE = VIL	
V <sub>IL</sub>	Input Low Voltage	-0.1		0.8	٧		
V <sub>IH</sub>	Input High Voltage	2.0		V <sub>CC</sub> +1	V		
VoL	Output Low Voltage			0.45	V	I <sub>OL</sub> = 2.1 mA	
VoH	Output High Voltage	2.4			V	I <sub>OH</sub> = -400 μA	


NOTES: 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.

- 2. Vpp may be connected directly to V<sub>CC</sub> except during programming. The supply current would then be the sum of I<sub>CC</sub> and I<sub>PP1</sub>.
- 3. Typical values are for T<sub>A</sub> = 25°C and nominal supply voltages.
- 4. This parameter is only sampled and is not 100% tested.

## **Typical Characteristics**







## A.C. Characteristics

		Limits (ns)										
<u>.</u>		2716		2716-1		2716-2		2716-5		2716-6		Test
Symbol	Parameter	Min.	Max.	Min,	Max.	Min.	Max.	Min.	Max,	Min.	Max.	Conditions
tACC	Address to Output Delay		450		350		390		450		450	CE = OE = VIL
†CE	CE to Output Delay		450		350		390		490		650	ŌĒ = VIL
tOE	Output Enable to Output Delay		120		120		120		160		200	CE = VIL
tor	Output Enable High to Output Float	0	100	0	100	0	100	0	100	0	100	CE = VIL
toH	Output Hold from Addresses, CE or OE Whichever Occurred First	0		0	,	0		0		0		CE = OE = VIL

## Capacitance [4] T<sub>A</sub> = 25°C, f = 1 MHz


Symbol	Parameter	Тур.	Max.	Unit	Conditions
CIN	Input Capacitance	4	6	ρF	V <sub>IN</sub> = 0V
C <sub>OUT</sub>	Output Capacitance	8	12	ρF	V <sub>OUT</sub> = 0V

## A.C. Test Conditions:

Output Load: 1 TTL gate and C<sub>L</sub> = 100 pF Input Rise and Fall Times: ≤20 ns Input Pulse Levels: 0.8V to 2.2V Timing Measurement Reference Level:

Inputs 1V and 2V Outputs 0.8V and 2V

## A. C. Waveforms [1]



NOTE:

- 1. VCC must be applied simultaneously or before Vpp and removed simultaneously or after Vpp.
- 2. Vpp may be connected directly to VCC except during programming. The supply current would then be the sum of ICC and Ipp1.
- 3. Typical values are for TA = 25° C and nominal supply voltages.
- 4. This parameter is only sampled and is not 100% tested.
- 5. This parameter is only sampled and is not 100% tested.
- 6. OE may be delayed up to tACC tOE after the falling edge of CE without impact on tACC.

  7. toE is specified from OE or CE, whichever occurs first.

### **ERASURE CHARACTERISTICS**

The erasure characteristics of the 2716 are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000–4000Å range. Data show that constant exposure to room level fluorescent lighting could erase the typical 2716 in approximately 3 years, while it would take approximatley 1 week to cause erasure when exposed to direct sunlight. If the 2716 is to be exposed to these types of lighting conditions for extended periods of time, opaque labels are available from Intel which should be placed over the 2716 window to prevent unintentional erasure.

The recommended erasure procedure (see Data Catalog PROM/ROM Programming Instruction Section) for the 2716 is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity X exposure time) for erasure should be a minimum of 15 W-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12000  $\mu\text{W/cm}^2$  power rating. The 2716 should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.

### **DEVICE OPERATION**

The five modes of operation of the 2716 are listed in Table I. It should be noted that all inputs for the five modes are at TTL levels. The power supplies required are a +5V  $V_{CC}$  and a  $V_{PP}$ . The  $V_{PP}$  power supply must be at 25V during the three programming modes, and must be at 5V in the other two modes.

PINS	CE/PGM (18)	ÖE (20)	Vpp (21)	V <sub>CC</sub> (24)	OUTPUTS (9-11, 13-17)	
Read	V(L	VIL	+5	+5	DOUT	
Standby	VIH	Don't Care	+5	+5	High Z	
Program	Pulsed VIL to VIH	VIH	+25	+5	DIN	
Program Verify	VIL	VIL	+25	+5	POUT	
Program Inhibit	VII	VIII	+25	+5	High 2	

TABLE I. MODE SELECTION

### READ MODE

The 2716 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable  $(\overline{CE})$  is the power control and should be used for device selection. Output Enable  $(\overline{OE})$  is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time  $(t_{ACC})$  is equal to the delay from  $\overline{CE}$  to output  $(t_{CE})$ . Data is available at the outputs 120 ns  $(t_{OE})$  after the falling edge of  $\overline{OE}$ , assuming that  $\overline{CE}$  has been low and addresses have been stable for at least  $t_{ACC}-t_{OE}$ .

### STANDBY MODE

The 2716 has a standby mode which reduces the active power dissipation by 75%, from 525 mW to 132 mW. The 2716 is placed in the standby mode by applying a TTL high signal to the  $\overline{\text{CE}}$  input. When in standby mode, the outputs are in a high impedence state, independent of the  $\overline{\text{OE}}$  input.

#### **OUTPUT OR-TIEING**

Because 2716's are usually used in larger memory arrays, Intel has provided a 2 line control function that accomodates this use of multiple memory connections. The two line control function allows for:

- a) the lowest possible memory power dissipation, and
- b) complete assurance that output bus contention will not occur.

To most efficiently use these two control lines, it is recommended that  $\overline{CE}$  (pin 18) be decoded and used as the primary device selecting function, while  $\overline{OE}$  (pin 20) be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is desired from a particular memory device.

# **PROGRAMMING** (See Programming instruction Section for Waveforms.)

Initially, and after each erasure, all bits of the 2716 are in the "1" state. Data is introduced by selectively programming "0's" into the desired bit locations. Although only "0's" will be programmed, both "1's" and "0's" can be presented in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The 2716 is in the programming mode when the  $V_{PP}$  power supply is at 25V and  $\overline{OE}$  is at  $V_{IH}$ . The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

When the address and data are stable, a 50 msec, active high, TTL program pulse is applied to the  $\overline{\text{CE}}/\text{PGM}$  input. A program pulse must be applied at each address location to be programmed. You can program any location at any time — either individually, sequentially, or at random. The program pulse has a maximum width of 55 msec. The 2716 must not be programmed with a DC signal applied to the  $\overline{\text{CE}}/\text{PGM}$  input.

Programming of multiple 2716s in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled 2716s may be connected together when they are programmed with the same data. A high level TTL pulse applied to the CE/PGM input programs the paralleled 2716s.

### **PROGRAM INHIBIT**

Programming of multiple 2716s in parallel with different data is also easily accomplished. Except for  $\overline{\text{CE}}/\text{PGM}$ , all like inputs (including  $\overline{\text{OE}}$ ) of the parallel 2716s may be common. A TTL level program pulse applied to a 2716's  $\overline{\text{CE}}/\text{PGM}$  input with V<sub>PP</sub> at 25V will program that 2716. A low level  $\overline{\text{CE}}/\text{PGM}$  input inhibits the other 2716 from being programmed.

### **PROGRAM VERIFY**

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify may be performed wth V<sub>PP</sub> at 25V. Except during programming and program verify, V<sub>PP</sub> must be at 5V.