


April 3, 2007

The following paragraph does not apply to the United Kingdom or any country or state where such provisions are inconsistent with local law.

The specifications in this manual are subject to change without notice. This manual is provided "AS IS". International Business Machines Corp. makes no warranty of any kind, either expressed or implied, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose.

International Business Machines Corp. does not warrant that the contents of this publication or the accompanying source code examples, whether individually or as one or more groups, will meet your requirements or that the publication or the accompanying source code examples are error-free.

This publication could include technical inaccuracies or typographical errors. Changes are periodically made to the information herein; these changes will be incorporated in new editions of the publication.

Address comments to IBM Corporation, 11400 Burnett Road, Austin, Texas 78758-3493. IBM may use or distribute whatever information you supply in any way it believes appropriate without incurring any obligation to you.
The following terms are trademarks of the International Business Machines Corporation in the United States and/or other countries:

## IBM PowerPC RISC/System 6000 <br> POWER <br> POWER2 POWER4 POWER4+ POWER5 <br> IBM System/370 IBM System z

The POWER ARCHITECTURE and POWER.ORG. word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.
AltiVec is a trademark of Freescale Semiconductor, Inc. used under license.

Notice to U.S. Government Users-Documentation Related to Restricted Rights-Use, duplication or disclosure is subject to restrictions set fourth in GSA ADP Schedule Contract with IBM Corporation.
© Copyright International Business Machines Corporation, 1994, 2007. All rights reserved.

## Preface

The roots of the Power ISA (Instruction Set Architecture) extend back over a quarter of a century, to IBM Research. The POWER (Performance Optimization With Enhanced RISC) Architecture was introduced with the RISC System/6000 product family in early 1990. In 1991, Apple, IBM, and Motorola began the collaboration to evolve to the PowerPC Architecture, expanding the architecture's applicability. In 1997, Motorola and IBM began another collaboration, focused on optimizing PowerPC for embedded systems, which produced Book E.

In 2006, Freescale and IBM collaborated on the creation of the Power ISA Version 2.03, which represented the reunification of the architecture by combining Book E content with the more general purpose PowerPC Version 2.02. A significant benefit of the reunification is the establishment of a single, compatible, 64-bit programming model. The combining also extends explicit architectural endorsement and control to Auxiliary Processing Units (APUs), units of function that were originally developed as implementation- or product fam-ily-specific extensions in the context of the Book E allocated opcode space. With the resulting architectural superset comes a framework that clearly establishes requirements and identifies options.

To a very large extent, application program compatibility has been maintained throughout the history of the architecture, with the main exception being application exploitation of APUs. The framework identifies the base, pervasive, part of the architecture, and differentiates it from "categories" of optional function (see Section 1.3.5 of Book I). Because of the substantial differences in the supervisor (privileged) architecture that developed as Book E was optimized for embedded systems, the supervisor architectures for embedded and general purpose implementations are represented as mutually exclusive categories. Future versions of the architecture will seek to converge on a common solution where possible.
I This document defines the Power ISA Version 2.04. It is comprised of five books and a set of appendices.
Book I, Power ISA User Instruction Set Architecture, covers the base instruction set and related facilities available to the application programmer. It includes five new chapters derived from APU function, including the vector extension also known as Altivec.

Book II, Power ISA Virtual Environment Architecture, defines the storage model and related instructions and facilities available to the application programmer.

Book III-S, Power ISA Operating Environment Architecture, defines the supervisor instructions and related facilities used for general purpose implementations. It consists mainly of the contents of Book III from PowerPC Version 2.02, with the addition of significant new large page and big segment support.
Book III-E, Power ISA Operating Environment Architecture, defines the supervisor instructions and related facilities used for embedded implementations. It was derived from Book E and extended to include APU function.

Book VLE, Power ISAVariable Length Encoded Instructions Architecture, defines alternative instruction encodings and definitions intended to increase instruction density for very low end implementations. It was derived from an APU description developed by Freescale Semiconductor.

As used in this document, the term "Power ISA" refers to the instructions and facilities described in Books I, II, III-S, III-E, and VLE.

Usage of the phrase "Book III" refers to both Book III-S and Book III-E. An exception to this rule is when, at the beginning of a Section or Book, it is specified that usage of the phrase "Book III" implies only either "Book III-S" or "Book III-E".

Change bars have been included to indicate changes I from Version 2.03.

## Summary of Changes in Version 2.04

Version 2.04 of this document differs from the previous version primarily by containing the definitions of the following facilities:
New Server Page Protection States. An additional state of the page protection bits in the page table entry is defined which can be used to provide privileged programs read only access and problem state programs no access to a virtual page.

Server Virtualized Partition Memory. Several new features are added to enable virtualization of a partition's memory in order to support more partitions and additional concurrent maintenance procedures transparently to operating system code.
Server Virtual Page Class Key Protection. A KEY field in the page table entry and associated features are added for the Server environment to facilitate quick modification of access permission for multiple pages at once.

Server Time Base Facility - TBU40. Support is added for time base synchronization via this new time base facility, in which only the upper 40 bits of the time base are accessed.

## Version Verification

See the Power ISA representative for your company.

## Table of Contents

Preface ..... iii
Summary of Changes in Version 2.04 . . iv
Table of Contents ..... v
Figures ..... xix
Book I:
Power ISA User Instruction Set Architecture ..... 1
Chapter 1. Introduction ..... 3
1.1 Overview. ..... 3
1.2 Instruction Mnemonics and Operands3
1.3 Document Conventions ..... 3
1.3.1 Definitions ..... 3
1.3.2 Notation ..... 4
1.3.3 Reserved Fields and Reserved Val-
ues ..... 5
1.3.4 Description of Instruction Operation7
1.3.5 Categories ..... 9
1.3.5.1 Phased-In/Phased-Out ..... 10
1.3.5.2 Corequisite Category ..... 10
1.3.5.3 Category Notation. ..... 10
1.3.6 Environments ..... 10
1.4 Processor Overview ..... 11
1.5 Computation modes ..... 13
1.5.1 Modes [Category: Server] ..... 13
1.5.2 Modes [Category: Embedded] ..... 13
1.6 Instruction formats ..... 13
1.6.1 I-FORM ..... 13
1.6.2 B-FORM ..... 13
1.6.3 SC-FORM ..... 14
1.6.4 D-FORM ..... 14
1.6.5 DS-FORM ..... 14
1.6.6 DQ-FORM ..... 14
1.6.7 X-FORM ..... 14
1.6.8 XL-FORM ..... 15
1.6.9 XFX-FORM ..... 15
1.6.10 XFL-FORM ..... 15
1.6.11 XS-FORM ..... 15
1.6.12 XO-FORM ..... 15
1.6.13 A-FORM ..... 15
1.6.14 M-FORM ..... 15
1.6.15 MD-FORM ..... 15
1.6.16 MDS-FORM ..... 15
1.6.17 VA-FORM ..... 15
1.6.18 VC-FORM ..... 15
1.6.19 VX-FORM ..... 16
1.6.20 EVX-FORM ..... 16
1.6.21 EVS-FORM ..... 16
1.6.22 Instruction Fields ..... 16
1.7 Classes of Instructions ..... 18
1.7.1 Defined Instruction Class ..... 18
1.7.2 Illegal Instruction Class ..... 18
1.7.3 Reserved Instruction Class ..... 19
1.8 Forms of Defined Instructions ..... 19
1.8.1 Preferred Instruction Forms ..... 19
1.8.2 Invalid Instruction Forms ..... 19
1.9 Exceptions ..... 19
1.10 Storage Addressing ..... 20
1.10.1 Storage Operands ..... 20
1.10.2 Instruction Fetches ..... 22
1.10.3 Effective Address Calculation ..... 23
Chapter 2. Branch Processor ..... 25
2.1 Branch Processor Overview ..... 25
2.2 Instruction Execution Order. ..... 25
2.3 Branch Processor Registers ..... 26
2.3.1 Condition Register ..... 26
2.3.2 Link Register ..... 27
2.3.3 Count Register ..... 27
2.4 Branch Instructions ..... 27
2.5 Condition Register Instructions ..... 33
2.5.1 Condition Register Logical Instruc- tions. ..... 33
2.5.2 Condition Register Field Instruction. ..... 34
2.6 System Call Instruction ..... 35
Chapter 3. Fixed-Point Processor ..... 37
3.1 Fixed-Point Processor Overview ..... 37
3.2 Fixed-Point Processor Registers ..... 38
3.2.1 General Purpose Registers ..... 38
3.3.1.1 Storage Access Exceptions ..... 40
3.3.2 Fixed-Point Load Instructions ..... 40
3.3.2.1 64-bit Fixed-Point Load Instructions [Category: 64-Bit].45
3.3.3 Fixed-Point Store Instructions ..... 47
3.3.3.1 64-bit Fixed-Point Store Instruc-tions [Category: 64-Bit].50
3.3.4 Fixed-Point Load and Store with ByteReversal Instructions
3.3.5 Fixed-Point Load and Store Multiple Instructions ..... 52
3.3.6 Fixed-Point Move Assist Instructions
[Category: Move Assist] ..... 54
3.3.7 Other Fixed-Point Instructions ..... 57
3.3.8 Fixed-Point Arithmetic Instructions 58
3.3.8.1 64-bit Fixed-Point ArithmeticInstructions [Category: 64-Bit] . . . . . . . . 65
3.3.9 Fixed-Point Compare Instructions. 67
3.3.10 Fixed-Point Trap Instructions. ..... 69
3.3.10.1 64-bit Fixed-Point Trap Instruc- tions [Category: 64-Bit]. ..... 70
3.3.11 Fixed-Point Select [Category: Base.Phased-In]. ..... 70
3.3.12 Fixed-Point Logical Instructions ..... 71
3.3.12.1 64-bit Fixed-Point Logical Instructions [Category: 64-Bit]76
3.3.12.2 Phased-In Fixed-Point Logical Instructions [Category: Base.Phased-In] 76

3.3.13 Fixed-Point Rotate and ShiftInstructions77
3.3.13.1 Fixed-Point Rotate Instructions 77 ..... 77
3.3.13.1.1 64-bit Fixed-Point Rotate Instructions [Category: 64-Bit] ..... 79
3.3.13.2 Fixed-Point Shift Instructions ..... 83
3.3.13.2.1 64-bit Fixed-Point Shift Instruc- tions [Category: 64-Bit]. ..... 85
3.3.14 Move To/From System Register Instructions ..... 86
3.3.14.1 Move To/From System Registers [Category: Embedded] ..... 91
Chapter 4. Floating-Point Processor [Category: Floating-Point] ..... 93
4.1 Floating-Point Processor Overview ..... 93
4.2 Floating-Point Processor Registers ..... 94
4.2.1 Floating-Point Registers ..... 94
3.2.2 Fixed-Point Exception Register. . . 38
3.2.3 Program Priority Register [Category:

Server]
39
3.2.4 Software Use SPRs [Category: Embedded]39
3.2.5 Device Control Registers [Category: Embedded] ..... 39
3.3 Fixed-Point Processor Instructions. . 40
3.3.1 Fixed-Point Storage Access Instruc-tions403.2.3 Program Priority Register [Category:39


[^0][^1]5

)

[^2]

[^3]



5


[^4]0





[^5]-

[^6]$\qquad$591


[^7]
4.2.2 Floating-Point Status and Control Register ..... 95
4.3 Floating-Point Data ..... 97
4.3.1 Data Format. ..... 97
4.3.2 Value Representation ..... 98
4.3.3 Sign of Result ..... 99
4.3.4 Normalization and Denormalization ..... 100
4.3.5 Data Handling and Precision ..... 100
4.3.5.1 Single-Precision Operands ..... 100
4.3.5.2 Integer-Valued Operands ..... 101
4.3.6 Rounding ..... 101
4.4 Floating-Point Exceptions ..... 102
4.4.1 Invalid Operation Exception. ..... 104
4.4.1.1 Definition ..... 104
4.4.1.2 Action ..... 104
4.4.2 Zero Divide Exception ..... 105
4.4.2.1 Definition ..... 105
4.4.2.2 Action ..... 105
4.4.3 Overflow Exception ..... 105
4.4.3.1 Definition ..... 105
4.4.3.2 Action ..... 105
4.4.4 Underflow Exception ..... 106
4.4.4.1 Definition ..... 106
4.4.4.2 Action ..... 106
4.4.5 Inexact Exception ..... 107
4.4.5.1 Definition ..... 107
4.4.5.2 Action ..... 107
4.5 Floating-Point Execution Models ..... 107
4.5.1 Execution Model for IEEE Opera- tions ..... 107
4.5.2 Execution Model for Multiply-Add Type Instructions ..... 109
4.6 Floating-Point Processor Instructions110
4.6.1 Floating-Point Storage AccessInstructions111
4.6.1.1 Storage Access Exceptions ..... 111
4.6.2 Floating-Point Load Instructions ..... 111
4.6.3 Floating-Point Store Instructions ..... 114
4.6.4 Floating-Point Move Instructions ..... 118
4.6 .5
119
4.6.5.1 Floating-Point Elementary Arith-metic Instructions119
4.6.5.2 Floating-Point Multiply-Add Instruc- tions ..... 123
4.6.6 Floating-Point Rounding and Conver- sion Instructions ..... 125
4.6.6.1 Floating-Point Rounding Instruction125
4.6.6.2 Floating-Point Convert To/FromInteger Instructions125
4.6.6.3 Floating Round to Integer Instruc-tions [Category: Floating-Point.Phased-In]127

## vi

4.6.7 Floating-Point Compare Instructions129
4.6.8 Floating-Point Select Instruction 130
4.6.9 Floating-Point Status and ControlRegister Instructions130
Chapter 5. Vector Processor [Category: Vector] ..... 133
5.1 Vector Processor Overview ..... 134
5.2 Chapter Conventions ..... 134
5.2.1 Description of Instruction Operation134
5.3 Vector Processor Registers ..... 135
5.3.1 Vector Registers ..... 135
5.3.2 Vector Status and Control Register 135
5.3.3 VR Save Register ..... 136
5.4 Vector Storage Access Operations 136
5.4.1 Accessing Unaligned Storage Oper-
ands ..... 138
5.5 Vector Integer Operations ..... 139
5.5.1 Integer Saturation ..... 139
5.6 Vector Floating-Point Operations ..... 140
5.6.1 Floating-Point Overview ..... 140
5.6.2 Floating-Point Exceptions ..... 140
5.6.2.1 NaN Operand Exception ..... 141
5.6.2.2 Invalid Operation Exception ..... 141
5.6.2.3 Zero Divide Exception ..... 141
5.6.2.4 Log of Zero Exception ..... 141
5.6.2.5 Overflow Exception ..... 141
5.6.2.6 Underflow Exception ..... 142
5.7 Vector Storage Access Instructions ..... 42
5.7.1 Storage Access Exceptions ..... 142
5.7.2 Vector Load Instructions ..... 143
5.7.3 Vector Store Instructions ..... 146
5.7.4 Vector Alignment Support Instruc- tions148
5.8 Vector Permute and Formatting Instructions ..... 149
5.8.1 Vector Pack and Unpack Instructions149
5.8.2 Vector Merge Instructions ..... 154
5.8.3 Vector Splat Instructions ..... 156
5.8.4 Vector Permute Instruction ..... 157
5.8.5 Vector Select Instruction ..... 157
5.8.6 Vector Shift Instructions ..... 158
5.9 Vector Integer Instructions ..... 160
5.9.1 Vector Integer Arithmetic Instructions
160
5.9.1.1 Vector Integer Add Instructions 160
5.9.1.2 Vector Integer Subtract Instructions163
5.9.1.3 Vector Integer Multiply Instructions166
5.9.1.4 Vector Integer Multiply-Add/Sum Instructions ..... 168
5.9.1.5 Vector Integer Sum-Across Instructions . . . . . . . . . . . . . . . . . . . . . . . . . 173
5.9.1.6 Vector Integer Average Instructions 175
5.9.1.7 Vector Integer Maximum and Mini-
mum Instructions.................. 177
5.9.2 Vector Integer Compare Instructions 181
5.9.3 Vector Logical Instructions . . . . . 184
5.9.4 Vector Integer Rotate and Shift
Instructions . . . . . . . . . . . . . . . . . . . 185
5.10 Vector Floating-Point Instruction Set. 189
5.10.1 Vector Floating-Point Arithmetic Instructions 189
5.10.2 Vector Floating-Point Maximum andMinimum Instructions. . . . . . . . . . . . . . 191
5.10.3 Vector Floating-Point Rounding andConversion Instructions . . . . . . . . . . . . 192
5.10.4 Vector Floating-Point Compare Instructions ..... 195
5.10.5 Vector Floating-Point Estimate Instructions ..... 197
5.11 Vector Status and Control Register Instructions ..... 199
Chapter 6. Signal Processing Engine (SPE) [Category: Signal Processing Engine ..... 201
6.1 Overview ..... 201
6.2 Nomenclature and Conventions ..... 201
6.3 Programming Model ..... 202
6.3.1 General Operation ..... 202
6.3.2 GPR Registers ..... 202
6.3.3 Accumulator Register. ..... 202
6.3.4 Signal Processing Embedded Float- ing-Point Status and Control Register(SPEFSCR)202
6.3.5 Data Formats ..... 205
6.3.5.1 Integer Format ..... 205
6.3.5.2 Fractional Format ..... 205
6.3.6 Computational Operations ..... 206
6.3.7 SPE Instructions ..... 207
6.3.8 Saturation, Shift, and Bit Reverse Models ..... 207
6.3.8.1 Saturation ..... 207
6.3.8.2 Shift Left ..... 207
6.3.8.3 Bit Reverse ..... 207
6.3.9 SPE Instruction Set ..... 208
Chapter 7. Embedded Floating-Point [Category: SPE.Embedded Float Scal ar Double]
[Category: SPE.Embedded Float Scalar Single][Category: SPE.Embedded Float Vect
or] ..... 255
7.1 Overview ..... 255
7.2 Programming Model. ..... 256
7.2.1 Signal Processing Embedded Float- ing-Point Status and Control Register (SPEFSCR) ..... 256
7.2.2 Floating-Point Data Formats ..... 256
7.2.3 Exception Conditions ..... 257
7.2.3.1 Denormalized Values on Input. 257
7.2.3.2 Embedded Floating-Point Over-flow and Underflow257
7.2.3.3 Embedded Floating-Point InvalidOperation/Input Errors257
7.2.3.4 Embedded Floating-Point Round (Inexact) ..... 257
7.2.3.5 Embedded Floating-Point Divide by
Zero ..... 257
7.2.3.6 Default Results ..... 258
7.2.4 IEEE 754 Compliance ..... 258
7.2.4.1 Sticky Bit Handling For Exception Conditions. ..... 258
7.3 Embedded Floating-Point Instructions259
7.3.1 Load/Store Instructions ..... 259
7.3.2 SPE.Embedded Float Vector Instruc-tions [Category: SPE.Embedded FloatVector]259
7.3.3 SPE.Embedded Float Scalar Single Instructions
[Category: SPE.Embedded Float Scalar Single]. ..... 267
7.3.4 SPE.Embedded Float Scalar DoubleInstructions[Category: SPE.Embedded Float ScalarDouble]274
7.4 Embedded Floating-Point Results Summary ..... 282
Chapter 8. Legacy Move Assist Instruction [Category: Legacy Move Assist] ..... 287
Chapter 9. Legacy Integer Multiply- Accumulate Instructions
D.2.3 Branch Mnemonics IncorporatingConditions319
D.2.4 Branch Prediction ..... 320
D. 3 Condition Register Logical Mnemonics321
D. 4 Subtract Mnemonics ..... 321
D.4.1 Subtract Immediate ..... 321
D.4.2 Subtract ..... 321
D. 5 Compare Mnemonics ..... 322
D.5.1 Doubleword Comparisons ..... 322
D.5.2 Word Comparisons ..... 322
D. 6 Trap Mnemonics ..... 323
D. 7 Rotate and Shift Mnemonics ..... 325
D.7.1 Operations on Doublewords ..... 325
D.7.2 Operations on Words ..... 326
D. 8 Move To/From Special Purpose Regis- ter Mnemonics ..... 327
D. 9 Miscellaneous Mnemonics ..... 327
Appendix E. Programming Examples ..... 331
E. 1 Multiple-Precision Shifts ..... 331
E. 2 Floating-Point Conversions [Category: Floating-Point] ..... 334
E.2.1 Conversion from Floating-Point Number to Floating-Point Integer ..... 334
E.2.2 Conversion from Floating-Point Number to Signed Fixed-Point Integer Doubleword334
E.2.3 Conversion from Floating-Point Number to Unsigned Fixed- Point Integer Doubleword ..... 334
E.2.4 Conversion from Floating-Point Number to Signed Fixed-Point Integer Word334
E.2.5 Conversion from
Floating-Point Number to Unsigned Fixed-Point Integer Word . . . . . . . . . . . . . . 335E.2.6 Conversion from Signed Fixed-PointInteger Doubleword to Floating-Point Num-ber. . . . . . . . . . . . . . . . . . . . . . . . . . 335
E.2.7 Conversion from Unsigned Fixed-Point Integer Doubleword to Floating-PointNumber335
E.2.8 Conversion from Signed Fixed-PointInteger Word to Floating-Point Number 335E.2.9 Conversion from Unsigned Fixed-Point Integer Word to Floating-Point Num-ber. . . . . . . . . . . . . . . . . . . . . . . . . . 335E. 3 Floating-Point Selection [Category:Floating-Point] . . . . . . . . . . . . . . . . . . 336
E.3.1 Comparison to Zero ..... 336
E.3.2 Minimum and Maximum ..... 336
E.3.3 Simple if-then-elseConstructions336
E.3.4 Notes ..... 336
[Category: Vector] ..... 337
E.4.1 Loading a Unaligned Quadword Using Permute from Big-Endian Storage. ..... 337
Book II:
Power ISA Virtual Environment Architecture ..... 339
Chapter 1. Storage Model ..... 341
1.1 Definitions ..... 341
1.2 Introduction ..... 342
1.3 Virtual Storage ..... 342
1.4 Single-copy Atomicity ..... 343
1.5 Cache Model ..... 343
1.6 Storage Control Attributes ..... 344
1.6.1 Write Through Required ..... 344
1.6.2 Caching Inhibited ..... 344
1.6.3 Memory Coherence Required [Cate- gory: Memory Coherence] ..... 345
1.6.4 Guarded ..... 345
1.6.5 Endianness [Category: Embed- ded.Little-Endian]. ..... 346
1.6.6 Variable Length Encoded (VLE) Instructions ..... 346
1.7 Shared Storage ..... 347
1.7.1 Storage Access Ordering ..... 347
1.7.2 Storage Ordering of I/O Accesses
349
1.7.3 Atomic Update ..... 349
1.7.3.1 Reservations ..... 349
1.7.3.2 Forward Progress ..... 351
1.8 Instruction Storage ..... 351
1.8.1 Concurrent Modification and Execu- tion of Instructions ..... 353
Chapter 2. Effect of Operand Placement on Performance. ..... 355
2.1 Instruction Restart ..... 356
Chapter 3. Storage Control Instructions ..... 357
3.1 Parameters Useful to Application Pro- grams ..... 357
3.2 Cache Management Instructions ..... 358
3.2.1 Instruction Cache Instructions ..... 359
3.2.2 Data Cache Instructions ..... 360
3.2.2.1 Obsolete Data Cache Instructions
[Category: Vector.Phased-Out] ..... 368
3.3 Synchronization Instructions ..... 369
3.3.1 Instruction Synchronize Instruction.369
3.3.2 Load and Reserve and Store Condi-tional Instructions369
3.3.2.1 64-Bit Load and Reserve andStore Conditional Instructions [Category:64-Bit] . . . . . . . . . . . . . . . . . . . . . . . . . 371
3.3.3 Memory Barrier Instructions ..... 372
3.3.4 Wait Instruction ..... 375
Chapter 4. Time Base ..... 377
4.1 Time Base Overview ..... 377
4.2 Time Base ..... 377
4.2.1 Time Base Instructions ..... 378
4.3 Alternate Time Base [Category: Alter- nate Time Base] ..... 380
Chapter 5. External Control [Category: External Control] ..... 381
5.1 External Access Instructions ..... 382
Appendix A. Assembler Extended Mnemonics ..... 383
A. 1 Data Cache Block Flush Mnemonics.383
A. 2 Synchronize Mnemonics ..... 383
Appendix B. Programming Examples for Sharing Storage ..... 385
B. 1 Atomic Update Primitives. ..... 385
B. 2 Lock Acquisition and Release, and Related Techniques ..... 387
B.2.1 Lock Acquisition and Import Barriers387
B.2.1.1 Acquire Lock and Import SharedStorage.387
B.2.1.2 Obtain Pointer and Import Shared Storage ..... 387
B.2.2 Lock Release and Export Barriers ..... 388
B.2.2.1 Export Shared Storage andRelease Lock388
B.2.2.2 <S>Export Shared Storage and Release Lock using Iwsync ..... 388
B.2.3 Safe Fetch ..... 388
B. 3 List Insertion ..... 389
B. 4 Notes ..... 389
Book III-S:
Power ISA Operating Environment
Architecture - Server Environment . ..... 391
Chapter 1. Introduction ..... 393
1.1 Overview ..... 393
1.2 Document Conventions ..... 393
1.2.1 Definitions and Notation ..... 393
1.2.2 Reserved Fields. ..... 394
1.3 General Systems Overview ..... 394
1.4 Exceptions ..... 394
1.5 Synchronization ..... 395
1.5.1 Context Synchronization ..... 395
1.5.2 Execution Synchronization ..... 395
Chapter 2. Logical Partitioning (LPAR) ..... 397
2.1 Overview ..... 397
2.2 Logical Partitioning Control Register (LPCR) ..... 397
2.3 Real Mode Offset Register (RMOR)399
2.4 Hypervisor Real Mode Offset Register(HRMOR)399
2.5 Logical Partition Identification Register (LPIDR) ..... 399
2.6 Other Hypervisor Resources ..... 399
2.7 Sharing Hypervisor Resources ..... 400
2.8 Hypervisor Interrupt Little-Endian (HILE) Bit ..... 400
Chapter 3. Branch Processor ..... 401
3.1 Branch Processor Overview ..... 401
3.2 Branch Processor Registers ..... 401
3.2.1 Machine State Register ..... 401
3.3 Branch Processor Instructions ..... 404
3.3.1 System Linkage Instructions ..... 404
Chapter 4. Fixed-Point Processor 407
4.1 Fixed-Point Processor Overview. ..... 407
4.2 Special Purpose Registers ..... 407
4.3 Fixed-Point Processor Registers ..... 407
4.3.1 Processor Version Register . . ..... 407
4.3.2 Processor Identification Register ..... 407
4.3.3 Control Register ..... 408
4.3.4 Program Priority Register ..... 408
4.3.5 Software-use SPRs ..... 409
4.4 Fixed-Point Processor Instructions ..... 410
4.4.1 Fixed-Point Storage Access Instruc-tions [Category: Load/Store Quadword]410
4.4.2 OR Instruction ..... 411
4.4.3 Move To/From System Register Instructions ..... 411
Chapter 5. Storage Control ..... 419
5.1 Overview ..... 419
5.2 Storage Exceptions ..... 420
5.3 Instruction Fetch ..... 420
5.3.1 Implicit Branch ..... 420
5.3.2 Address Wrapping Combined with Changing MSR Bit SF ..... 420
5.4 Data Access ..... 420
5.5 Performing Operations
Out-of-Order ..... 420
5.6 Invalid Real Address ..... 421
5.7 Storage Addressing ..... 422
5.7.1 32-Bit Mode ..... 422
5.7.2 Virtualized Partition Memory (VPM)
Mode ..... 422
5.7.3 Real And Virtual Real Addressing Modes ..... 422
5.7.3.1 Hypervisor Offset Real Mode Address ..... 423
5.7.3.2 Offset Real Mode Address ..... 423
5.7.3.3 Storage Control Attributes for Accesses in Real and Hypervisor RealAddressing Modes424
5.7.3.3.1 Hypervisor Real Mode Storage Control ..... 424
5.7.3.4 Virtual Real Mode Addressing Mechanism ..... 424
5.7.3.5 Storage Control Attributes for Implicit Storage Accesses ..... 425
5.7.4 Address Ranges Having Defined Uses ..... 426
5.7.5 Address Translation Overview ..... 427
5.7.6 Virtual Address Generation ..... 427
5.7.6.1 Segment Lookaside Buffer (SLB) 427
5.7.6.2 SLB Search ..... 428
5.7.7 Virtual to Real Translation ..... 430
5.7.7.1 Page Table ..... 431
5.7.7.2 Storage Description
Register 1 ..... 433
5.7.7.3 Page Table Search ..... 433
5.7.8 Reference and Change Recording435
5.7.9 Storage and Virtual Page Class Key
Protection ..... 437
5.7.9.1 Virtual Page Class Key Protection437
5.7.9.2 Storage Protection, Address Trans-
lation Enabled ..... 438
5.7.9.3 Storage Protection, Address Trans-
lation Disabled. ..... 439
5.8 Storage Control Attributes ..... 440
5.8.1 Guarded Storage ..... 440
5.8.1.1 Out-of-Order Accesses to Guarded Storage ..... 440
5.8.2 Storage Control Bits ..... 440
5.8.2.1 Storage Control Bit Restrictions 441
5.8.2.2 Altering the Storage Control Bits. ..... 441
5.9 Storage Control Instructions ..... 442
5.9.1 Cache Management Instructions ..... 442
5.9.2 Synchronize Instruction ..... 442
5.9.3 Lookaside Buffer Management ..... 442
5.9.3.1 SLB Management Instructions 443
5.9.3.2 Bridge to SLB Architecture [Cate-gory:Server.Phased-Out]447
5.9.3.2.1 Segment Register Manipulation Instructions ..... 447
5.9.3.3 TLB Management Instructions ..... 450
5.10 Page Table Update Synchronization Requirements ..... 454
5.10.1 Page Table Updates ..... 454
5.10.1.1 Adding a Page Table Entry ..... 455
5.10.1.2 Modifying a Page Table Entry ..... 456
5.10.1.3 Deleting a Page Table Entry ..... 457
Chapter 6. Interrupts ..... 459
6.1 Overview ..... 459
6.2 Interrupt Registers ..... 459
6.2.1 Machine Status Save/Restore Regis- ters. ..... 459
6.2.2 Hypervisor Machine Status Save/ Restore Registers ..... 460
6.2.3 Data Address Register ..... 460
6.2.4 Hypervisor Data Address Register4606.2.5 Data Storage InterruptStatus Register460
6.2.6 Hypervisor Data Storage InterruptStatus Register460
6.3 Interrupt Synchronization ..... 462
6.4 Interrupt Classes ..... 462
6.4.1 Precise Interrup ..... 462
6.4.2 Imprecise Interrupt ..... 462
6.4.3 Interrupt Processing ..... 463
6.4.4 Implicit alteration of HSRRO and
HSRR1465
6.5 Interrupt Definitions ..... 466
6.5.1 System Reset Interrupt ..... 466
6.5.2 Machine Check Interrupt ..... 467
6.5.3 Data Storage Interrupt ..... 467
6.5.4 Data Segment Interrupt ..... 468
6.5.5 Instruction Storage Interrupt. ..... 469
6.5.6 Instruction Segment Interrupt ..... 469
6.5.7 External Interrupt ..... 470
6.5.8 Alignment Interrupt ..... 470
6.5.9 Program Interrupt ..... 471
6.5.10 Floating-Point Unavailable Interrupt ..... 472
6.5.11 Decrementer Interrupt ..... 472
6.5.12 Hypervisor Decrementer Interrupt ..... 473
6.5.13 System Call Interrupt ..... 473
6.5.14 Trace Interrupt [Category: Trace]473
6.5.15 Hypervisor Data Storage Inter- rupt. . . . . . . . . . . . . . . . . . . . . . . . . . 4736.5.16 Hypervisor Instruction StorageInterrupt. . . . . . . . . . . . . . . . . . . . . . 475
6.5.17 Hypervisor Data Segment Inter- rupt. . . . . . . . . . . . . . . . . . . . . . . . . . 475
6.5.18 Hypervisor Instruction SegmentInterrupt.475
6.5.19 Performance Monitor Interrupt [Category: Server.PerformanceMonitor].476
6.5.20 Vector Unavailable Interrupt [Cate- gory: Vector] ..... 476
6.6 Partially Executed Instructions ..... 477
6.7 Exception Ordering ..... 478
6.7.1 Unordered Exceptions ..... 478
6.7.2 Ordered Exceptions ..... 478
6.8 Interrupt Priorities ..... 479
Chapter 7. Timer Facilities ..... 481
7.1 Overview ..... 481
7.2 Time Base (TB) ..... 481
7.2.1 Writing the Time Base ..... 482
7.3 Decrementer ..... 482
7.3.1 Writing and Reading the Decre- menter ..... 483
7.4 Hypervisor Decrementer ..... 483
7.5 Processor Utilization of Resources Register (PURR) ..... 483
Chapter 8. Debug Facilities ..... 485
8.1 Overview ..... 485
8.1.1 Data Address Breakpoint ..... 485
Chapter 9. External Control [Category: External Control] ..... 487
9.1 External Access Register. ..... 487
9.2 External Access Instructions ..... 487
Chapter 10. Synchronization Requirements for Context Alterations ..... 489
Appendix A. Assembler Extended Mnemonics. ..... 493
A. 1 Move To/From Special Purpose Regis- ter Mnemonics ..... 493
Appendix B. Example Performance Monitor ..... 495
B. 1 PMM Bit of the Machine State Register496
B. 2 Special Purpose Registers. ..... 496
B.2.1 Performance Monitor Counter Regis-
ters ..... 497
B.2.2 Monitor Mode Control Register 0497
B.2.3 Monitor Mode Control Register 1500
B.2.4 Monitor Mode Control Register A500
B.2.5 Sampled Instruction Address Regis-ter501
B.2.6 Sampled Data Address Register ..... 501
B. 3 Performance Monitor Interrupt. ..... 502
B. 4 Interaction with the Trace Facility ..... 502
Appendix C. Example Trace Extensions ..... 503
Appendix D. Interpretation of the DSISR as Set by an Alignment Interrupt ..... 505
Book III-E:
Power ISA Operating Environment Architecture - Embedded Environment ..... 507
Chapter 1. Introduction ..... 509
1.1 Overview ..... 509
1.2 32-Bit Implementations ..... 509
1.3 Document Conventions ..... 509
1.3.1 Definitions and Notation ..... 509
1.3.2 Reserved Fields. ..... 510
1.4 General Systems Overview ..... 510
1.5 Exceptions ..... 510
1.6 Synchronization ..... 511
1.6.1 Context Synchronization ..... 511
1.6.2 Execution Synchronization ..... 511
Chapter 2. Branch Processor ..... 513
2.1 Branch Processor Overview ..... 513
2.2 Branch Processor Registers ..... 513
2.2.1 Machine State Register ..... 513
2.3 Branch Processor Instructions ..... 515
2.4 System Linkage Instructions. ..... 515
Chapter 3. Fixed-Point Processor 519
3.1 Fixed-Point Processor Overview. ..... 519
3.2 Special Purpose Registers ..... 519
3.3 Fixed-Point Processor Registers ..... 519
3.3.1 Processor Version Register ..... 519
3.3.2 Processor Identification Register ..... 519
3.3.3 Software-use SPRs ..... 520
3.3.4 External Process ID Registers [Cate-gory: Embedded.External PID] . . . . . . 521
3.3.4.1 External Process ID Load Context
(EPLC) Register ..... 521
3.3.4.2 External Process ID Store Context (EPSC) Register ..... 522
3.4 Fixed-Point Processor Instructions 523
3.4.1 Move To/From System Register Instructions ..... 523
3.4.2 External Process ID Instructions [Category: Embedded.External PID]. . 529
Chapter 4. Storage Control ..... 541
4.1 Storage Addressing ..... 541
4.2 Storage Exceptions ..... 541
4.3 Instruction Fetch ..... 542
4.3.1 Implicit Branch ..... 542
4.3.2 Address Wrapping Combined with
Changing MSR Bit CM ..... 542
4.4 Data Access ..... 542
4.5 Performing Operations Out-of-Order ..... 542
4.6 Invalid Real Address ..... 543
4.7 Storage Control ..... 543
4.7.1 Storage Control Registers ..... 543
4.7.1.1 Process ID Register ..... 543
4.7.1.2 Translation Lookaside Buffer ..... 543
4.7.2 Page Identification ..... 545
4.7.3 Address Translation ..... 548
4.7.4 Storage Access Control ..... 549
4.7.4.1 Execute Access ..... 549
4.7.4.2 Write Access ..... 549
4.7.4.3 Read Access ..... 549
4.7.4.4 Storage Access Control Applied toCache Management Instructions . . . . 549
4.7.4.5 Storage Access Control Applied to
String Instructions ..... 550
4.7.5 TLB Management ..... 550
4.8 Storage Control Attributes ..... 551
4.8.1 Guarded Storage ..... 551
4.8.1.1 Out-of-Order Accesses to Guarded
Storage ..... 552
4.8.2 User-Definable ..... 552
4.8.3 Storage Control Bits. ..... 552
4.8.3.1 Storage Control Bit Restrictions552
4.8.3.2 Altering the Storage Control Bits553
4.9 Storage Control Instructions ..... 554
4.9.1 Cache Management Instructions 554
4.9.2 Cache Locking [Category: Embed-ded Cache Locking]555
4.9.2.1 Lock Setting and Clearing ..... 555
4.9.2.2 Error Conditions ..... 555
4.9.2.2.1 Overlocking ..... 555
4.9.2.2.2 Unable-to-lock and Unable-to- unlock Conditions ..... 556
4.9.2.3 Cache Locking Instructions ..... 557
4.9.3 Synchronize Instruction ..... 559
4.9.4 Lookaside Buffer Management ..... 559
4.9.4.1 TLB Management Instructions ..... 560
Chapter 5. Interrupts and Exceptions 563
5.1 Overview ..... 564
5.2 Interrupt Registers. ..... 564
5.2.1 Save/Restore Register 0 ..... 564
5.2.2 Save/Restore Register 1 ..... 564
5.2.3 Critical Save/Restore Register 0 ..... 565
5.2.4 Critical Save/Restore Register 1 ..... 565
5.2.5 Debug Save/Restore Register 0
[Category: Embedded.Enhanced Debug]565
5.2.6 Debug Save/Restore Register 1
[Category: Embedded.Enhanced Debug] .
565
5.2.7 Data Exception Address Register566
5.2.8 Interrupt Vector Prefix Register ..... 566
5.2.9 Exception Syndrome Register ..... 567
5.2.10 Interrupt Vector Offset Registers568
5.2.11 Machine Check Registers ..... 568
5.2.11.1 Machine Check Save/Restore Register 0 ..... 569
5.2.11.2 Machine Check Save/Restore Register 1 ..... 569
5.2.11.3 Machine Check Syndrome Regis- ter ..... 569
5.2.12 External Proxy Register [Category: External Proxy] ..... 569
5.3 Exceptions ..... 570
5.4 Interrupt Classification ..... 570
5.4.1 Asynchronous Interrupts ..... 570
5.4.2 Synchronous Interrupts ..... 570
5.4.2.1 Synchronous, Precise Interrupts.571
5.4.2.2 Synchronous, Imprecise Interrupts571
5.4.3 Interrupt Classes ..... 571
5.4.4 Machine Check Interrupts ..... 571
5.5 Interrupt Processing ..... 572
5.6 Interrupt Definitions ..... 574
5.6.1 Critical Input Interrupt ..... 576
5.6.2 Machine Check Interrupt ..... 576
5.6.3 Data Storage Interrupt ..... 577
5.6.4 Instruction Storage Interrupt. ..... 578
5.6.5 External Input Interrupt ..... 578
5.6.6 Alignment Interrupt ..... 579
5.6.7 Program Interrupt ..... 580
5.6.8 Floating-Point Unavailable Interrupt581
5.6.9 System Call Interrupt ..... 581
5.6.10 Auxiliary Processor Unavailable Interrupt ..... 581
5.6.11 Decrementer Interrupt ..... 582
5.6.12 Fixed-Interval Timer Interrupt ..... 582
5.6.13 Watchdog Timer Interrupt ..... 582
5.6.14 Data TLB Error Interrupt ..... 583
5.6.15 Instruction TLB Error Interrupt ..... 583
5.6.16 Debug Interrupt. ..... 584
5.6.17 SPE/Embedded Floating-Point/Vec-tor Unavailable Interrupt[Categories: SPE.Embedded Float ScalarDouble, SPE.Embedded Float Vector, Vec-
tor] ..... 585
5.6.18 Embedded Floating-Point Data
Interrupt
[Categories: SPE.Embedded Float Scalar
Double, SPE.Embedded Float Scalar Sin-
gle, SPE.Embedded Float Vector] . . . . 586
5.6.19 Embedded Floating-Point RoundInterrupt
[Categories: SPE.Embedded Float ScalarDouble, SPE.Embedded Float Scalar Sin-gle, SPE.Embedded Float Vector] . . . . 586
5.6.20 Performance Monitor Interrupt [Cat-egory: Embedded.Performance Monitor] . .587
5.6.21 Processor Doorbell Interrupt [Cate-gory: Embedded.Processor Control] . . 587
5.6.22 Processor Doorbell Critical Interrupt[Category: Embedded.Processor Control] .587
5.7 Partially Executed Instructions ..... 588
5.8 Interrupt Ordering and Masking ..... 589
5.8.1 Guidelines for System Software ..... 590
5.8.2 Interrupt Order ..... 591
5.9 Exception Priorities ..... 591
5.9.1 Exception Priorities for Defined Instructions ..... 592
5.9.1.1 Exception Priorities for Defined Floating-Point Load and Store Instructions 592
5.9.1.2 Exception Priorities for OtherDefined Load and Store Instructions andDefined Cache Management Instructions592
5.9.1.3 Exception Priorities for OtherDefined Floating-Point Instructions. . . . 592
5.9.1.4 Exception Priorities for DefinedPrivileged Instructions592
5.9.1.5 Exception Priorities for Defined Trap Instructions ..... 592
5.9.1.6 Exception Priorities for Defined System Call Instruction ..... 593
5.9.1.7 Exception Priorities for DefinedBranch Instructions593
5.9.1.8 Exception Priorities for Defined Return From Interrupt Instructions ..... 593
5.9.1.9 Exception Priorities for Other Defined Instructions ..... 593
5.9.2 Exception Priorities for Reserved Instructions ..... 593
Chapter 6. Reset and Initialization. . 595
6.1 Background ..... 595
6.2 Reset Mechanisms ..... 595
6.3 Processor State After Reset ..... 595
6.4 Software Initialization Requirements 596
Chapter 7. Timer Facilities ..... 597
7.1 Overview. ..... 597
7.2 Time Base (TB) ..... 597
7.2.1 Writing the Time Base ..... 598
7.3 Decrementer ..... 599
7.3.1 Writing and Reading the Decre- menter ..... 599
7.3.2 Decrementer Events ..... 599
7.4 Decrementer Auto-Reload Register 600
7.5 Timer Control Register ..... 600
7.5.1 Timer Status Register ..... 601
7.6 Fixed-Interval Timer ..... 602
7.7 Watchdog Timer ..... 602
7.8 Freezing the Timer Facilities ..... 604
Chapter 8. Debug Facilities ..... 605
8.1 Overview. ..... 605
8.2 Internal Debug Mode ..... 605
8.3 External Debug Mode [Category: Embedded.Enhanced Debug] ..... 606
8.4 Debug Events ..... 606
8.4.1 Instruction Address Compare Debug
Event ..... 607
8.4.2 Data Address Compare Debug Event609
8.4.3 Trap Debug Event ..... 610
8.4.4 Branch Taken Debug Event ..... 610
8.4 .5611
8.4.6 Interrupt Taken Debug Event ..... 611
8.4.6.1 Causes of Interrupt Taken Debug Events ..... 611
8.4.6.2 Interrupt Taken Debug Event Description ..... 611
8.4.7 Return Debug Event ..... 612
8.4.8 Unconditional Debug Event ..... 612
8.4.9 Critical Interrupt Taken Debug Event
[Category: Embedded.Enhanced Debug] .
612
8.4.10 Critical Interrupt Return Debug
Event [Category: Embedded.EnhancedDebug].613
8.5 Debug Registers ..... 613
8.5.1 Debug Control Registers ..... 613
8.5.1.1 Debug Control Register 0 (DCBRO)613
8.5.1.2614
8.5.1.3 Debug Control Register 2 (DCBR2)616
8.5.2 Debug Status Register. ..... 617
8.5.3 Instruction Address Compare Regis-
ters ..... 618
8.5.4 Data Address Compare Registers.
618
8.5.5 Data Value Compare Registers ..... 619
8.6 Debugger Notify Halt Instruction[Category: Embedded.Enhanced Debug] .620
Chapter 9. Processor Control [Category: Embedded.Processor Control] ..... 621
9.1 Overview ..... 621
9.2 Programming Model ..... 621
9.2.1 Processor Message Handling and Filtering ..... 621
9.2.1.1 Doorbell Message Filtering ..... 622
9.2.1.2 Doorbell Critical Message Filtering622
9.3 Processor Control Instructions ..... 623
Chapter 10. Synchronization Requirements for Context Alterations 625
Appendix A. Implementation- Dependent Instructions ..... 629
A. 1 Embedded Cache Initialization[Category: Embedded.Cache Initialization]629A. 2 Embedded Cache Debug Facility[Category: Embedded.Cache Debug]. 630
A.2.1 Embedded Cache Debug Registers630
A.2.1.1 Data Cache Debug Tag Register High ..... 630
A.2.1.2 Data Cache Debug Tag Register Low ..... 630
A.2.1.3 Instruction Cache Debug Data Register ..... 631
A.2.1.4 Instruction Cache Debug Tag Reg- ister High ..... 631
A.2.1.5 Instruction Cache Debug Tag Reg- ister Low ..... 631
A.2.2 Embedded Cache Debug Instruc- tions. ..... 632
Appendix B. Assembler Extended Mnemonics ..... 635
B. 1 Move To/From Special Purpose Regis- ter Mnemonics ..... 636
Appendix C. Guidelines for 64-bit Implementations in 32-bit Mode and 32-bit Implementations ..... 637
C. 1 Hardware Guidelines ..... 637
C.1.1 64-bit Specific Instructions ..... 637
C.1.2 Registers on 32-bit Implementations637
C.1.3 Addressing on 32-bit Implementa- tions ..... 637
C.1.4 TLB Fields on 32-bit Implementa- tions. ..... 637
C. 2 32-bit Software Guidelines ..... 637
C.2.1 32-bit Instruction Selection ..... 637
Appendix D. Type FSL Storage Control[Category: Embedded.MMU TypeFSL]639
D. 1 Type FSL Storage Control Overview.639
D. 2 Type FSL Storage Control Registers639
D.2.1 Process ID Registers (PIDn) ..... 639
D.2.2 Translation Lookaside Buffer ..... 639
D.2.3 Address Space Identifiers ..... 640
D.2.4 MMU Assist Registers ..... 640
D.2.4.1 MAS0 Register ..... 640
D.2.4.2 MAS1 Register ..... 641
D.2.4.3 MAS2 Register ..... 641
D.2.4.4 MAS3 Register ..... 642
D.2.4.5 MAS4 Register ..... 642
D.2.4.6 MAS6 Register ..... 643
D.2.4.7 MAS7 Register ..... 643
D.2.5 MMU Configuration and Control Registers ..... 645
D.2.5.1 MMU Configuration Register (MMUCFG). ..... 645
D.2.5.2 TLB Configuration Registers (TLBnCFG). . . . . . . . . . . . . . . . . . . . . 645
D.2.5.3 MMU Control and Status Register(MMUCSRO)645
D. 3 Page Identification and Address Trans-
lation ..... 646
D. 4 TLB Management ..... 646
D.4.1 Reading TLB Entries ..... 646
D.4.2 Writing TLB Entries ..... 646
D.4.3 Invalidating TLB Entries ..... 647
D.4.4 Searching TLB Entries ..... 647
D.4.5 TLB Replacement Hardware Assist647
D. 5 32-bit and 64-bit Specific MMU Behav-
ior ............................. 648
D. 6 Type FSL MMU Instructions. ..... 649
Appendix E. Example Performance Monitor [Category: Embedded.Performance Monitor] 653
E. 1 Overview ..... 653
E. 2 Programming Model ..... 653
E.2.1 Event Counting ..... 654
E.2.2 Processor Context Configurability654
E.2.3 Event Selection ..... 654
E.2.4 Thresholds ..... 655
E.2.5 Performance Monitor Exception ..... 655
E.2.6 Performance Monitor Interrupt ..... 655
E. 3 Performance Monitor Registers ..... 655
E.3.1 Performance Monitor Global ControlRegister 0655
E.3.2 Performance Monitor Local Control
A Registers ..... 656
E.3.3 Performance Monitor Local Control B Registers ..... 656
E.3.4 Performance Monitor Counter Regis-ters657
E. 4 Performance Monitor Instructions ..... 658
E. 5 Performance Monitor Software UsageNotes659
E.5.1 Chaining Counters ..... 659
E.5.2 Thresholding ..... 659
Book VLE:
Power ISA Operating Environment Architecture -
Variable Length Encoding (VLE) Envi ronment ..... 661
Chapter 1. Variable Length Encoding Introduction. ..... 663
1.1 Overview. ..... 663
1.2 Documentation Conventions. ..... 664
1.2.1 Description of Instruction Operation6641.3 Instruction Mnemonics and Operands664
1.4 VLE Instruction Formats ..... 664
1.4.1 BD8-form (16-bit Branch Instruc- tions) ..... 664
1.4.2 C-form (16-bit Control Instructions)
664
1.4.3 IM5-form (16-bit register + immediateInstructions)664
1.4.4 OIM5-form (16-bit register + offset immediate Instructions) ..... 664
1.4.5 IM7-form (16-bit Load immediate Instructions) ..... 664
1.4.6 R-form (16-bit Monadic Instructions)665
1.4.7 RR-form (16-bit Dyadic Instructions)665
1.4.8 SD4-form (16-bit Load/Store Instruc-tions) . . . . . . . . . . . . . . . . . . . . . . . . . . 665
1.4.9 BD15-form ..... 665
1.4.10 BD24-form ..... 665
1.4.11 D8-form ..... 665
1.4.12 I16A-form ..... 665
1.4.13 I16L-form ..... 665
1.4.14 M-form ..... 665
1.4.15 SCl8-form ..... 665
1.4.16 LI20-form ..... 665
1.4.17 Instruction Fields ..... 665
Chapter 2. VLE Storage Addressing 669
2.1 Data Storage Addressing Modes ..... 669
2.2 Instruction Storage Addressing Modes6702.2.1 Misaligned, Mismatched, and ByteOrdering Instruction Storage Exceptions670
2.2.2 VLE Exception Syndrome Bits. ..... 670
Chapter 3. VLE Compatibility with Books I-III ..... 673
3.1 Overview. ..... 673
3.2 VLE Processor and Storage Control Extensions ..... 673
3.2.1 Instruction Extensions ..... 673
3.2.2 MMU Extensions ..... 673
3.3 VLE Limitations ..... 673
Chapter 4. Branch Operation Instructions ..... 675
4.1 Branch Processor Registers ..... 675
4.1.1 Condition Register (CR). ..... 675
4.1.1.1 Condition Register Setting for Compare Instructions ..... 676
4.1.1.2 Condition Register Setting for the Bit Test Instruction. ..... 676
4.1.2 Link Register (LR) ..... 676
4.1.3 Count Register (CTR) ..... 676
4.2 Branch Instructions ..... 677
4.3 System Linkage Instructions ..... 680
4.4 Condition Register Instructions ..... 683
Chapter 5. Fixed-Point Instructions . 685
5.1 Fixed-Point Load Instructions ..... 685
5.2 Fixed-Point Store Instructions ..... 689
5.3 Fixed-Point Load and Store with By
692
Reversal Instructions
5.4 Fixed-Point Load and Store Multiple Instructions ..... 692
5.5 Fixed-Point Arithmetic Instructions ..... 693
5.6 Fixed-Point Compare and Bit Test Instructions ..... 697
5.7 Fixed-Point Trap Instructions ..... 701
5.8 Fixed-Point Select Instruction ..... 701
5.9 Fixed-Point Logical, Bit, and Move Instructions ..... 702
5.10 Fixed-Point Rotate and Shift Instruc- tions ..... 707
5.11 Move To/From System Register Instructions ..... 710
Chapter 6. Storage Control Instructions ..... 711
6.1 Storage Synchronization Instructions. 711
6.2 Cache Management Instructions ..... 712
6.3 Cache Locking Instructions ..... 712
6.4 TLB Management Instructions ..... 712
6.5 Instruction Alignment and Byte Ordering712
Chapter 7. Additional Categories Available in VLE ..... 713
7.1 Move Assist ..... 713
7.2 Vector ..... 713
7.3 Signal Processing Engine ..... 713
7.4 Embedded Floating Point ..... 713
7.5 Legacy Move Assist ..... 713
7.6 External PID ..... 713
7.7 Embedded Performance Monitor ..... 714
7.8 Processor Control ..... 714
Appendix A. VLE Instruction Set Sorted by Mnemonic ..... 715
Appendix B. VLE Instruction Set Sorted by Opcode ..... 731
Appendices:
Power ISA Books I-III Appendices 747
Appendix A. Incompatibilities with the POWER Architecture ..... 749
A. 1 New Instructions, Formerly Privileged Instructions ..... 749
A. 2 Newly Privileged Instructions ..... 749
A. 3 Reserved Fields in Instructions ..... 749
A. 4 Reserved Bits in Registers ..... 749
A. 5 Alignment Check. ..... 749
A. 6 Condition Register ..... 750
A. 7 LK and Rc Bits ..... 750
A. 8 BO Field ..... 750
A. 9 BH Field ..... 750
A. 10 Branch Conditional to Count Register ..... 750
A. 11 System Call. ..... 750
A. 12 Fixed-Point Exception Register (XER) ..... 751
A. 13 Update Forms of Storage Access
Instructions ..... 751
A. 14 Multiple Register Loads ..... 751
A. 15 Load/Store Multiple Instructions ..... 751
A. 16 Move Assist Instructions ..... 751
A. 17 Move To/From SPR ..... 751
A. 18 Effects of Exceptions on FPSCR Bits ..... Bits
FR and FI. ..... 752
A. 19 Store Floating-Point Single Instruc-
tions ..... 752
A. 20 Move From FPSCR ..... 752
A. 21 Zeroing Bytes in the Data Cache ..... 752
A. 22 Synchronization ..... 752
A. 23 Move To Machine State Register Instruction ..... 752
A. 24 Direct-Store Segments ..... 752
A. 25 Segment Register
Manipulation Instructions ..... 752
A. 26 TLB Entry Invalidation. ..... 753
A. 27 Alignment Interrupts ..... 753
A. 28 Floating-Point Interrupts ..... 753
A. 29 Timing Facilities ..... 753
A.29.1 Real-Time Clock ..... 753
A.29.2 Decrementer ..... 753
A. 30 Deleted Instructions ..... 754
A. 31 Discontinued Opcodes ..... 754
A. 32 POWER2 Compatibility ..... 755
A.32.1 Cross-Reference for Changed POWER2 Mnemonics. ..... 755
A.32.2 Floating-Point Conversion to Inte- ger . . . . . . . . . . . . . . . . . . . . . . . . . . 755
A.32.3 Floating-Point Interrupts ..... 755
A.32.4 Trace. ..... 755
A. 33 Deleted Instructions ..... 755
A.33.1 Discontinued Opcodes ..... 756
Appendix B. Platform Support Requirements ..... 757
Appendix C. Complete SPR List . ..... 759
Appendix D. Illegal Instructions ..... 763
Appendix E. Reserved Instructions765
Appendix F. Opcode Maps ..... 767
Appendix G. Power ISA InstructionSet Sorted by Category.791
Appendix H. Power ISA Instruction Set Sorted by Opcode ..... 807
Appendix I. Power ISA Instruction Set Sorted by Mnemonic ..... 823
Index. ..... 841
Last Page - End of Document ..... 851

## Figures

Preface ..... iii
Table of Contents ..... v
Figures ..... xix
Book I:
Power ISA User Instruction Set Architec- ture ..... 1

1. Category Listing ..... 9
2. Logical processing model ..... 11
3. Power ISA user register set ..... 12
4. I instruction format ..... 13
5. B instruction format ..... 13
6. SC instruction format ..... 14
7. D instruction format ..... 14
8. DS instruction format ..... 14
9. DQ instruction format ..... 14
10. X instruction format ..... 14
11. XL instruction format ..... 15
12. XFX instruction format ..... 15
13. XFL instruction format ..... 15
14. XS instruction format ..... 15
15. XO instruction format ..... 15
16. A instruction format ..... 15
17. $M$ instruction format ..... 15
18. MD instruction format ..... 15
19. MDS instruction format ..... 15
20. VA instruction format ..... 15
21. VC instruction format ..... 15
22. $V X$ instruction format ..... 16
23. EVX instruction format. ..... 16
24. EVS instruction format ..... 16
25. Storage operands and byte ordering ..... 21
26. C structure 's', showing values of elements ..... 21
27. Big-Endian mapping of structure ' $s$ ' ..... 21
28. Little-Endian mapping of structure 's' ..... 21
29. Instructions and byte ordering ..... 22
30. Assembly language program ' $p$ ..... 22
31. Big-Endian mapping of program ' $p$ '. ..... 22
32. Little-Endian mapping of program ' p ' ..... 22
33. Condition Register ..... 26
34. Link Register ..... 27
35. Count Register ..... 27
36. BO field encodings ..... 28
37. "at" bit encodings ..... 28
38. BH field encodings ..... 28
39. General Purpose Registers ..... 38
40. Fixed-Point Exception Register ..... 38
41. Program Priority Register. ..... 39
42. Software-use SPRs ..... 39
43. Priority levels for or $R x, R x, R x$ ..... 73
44. Floating-Point Registers ..... 95
45. Floating-Point Status and Control Register ..... 95
46. Floating-Point Result Flags ..... 97
47. Floating-point single format ..... 97
48. Floating-point double format ..... 98
49. IEEE floating-point fields ..... 98
50. Approximation to real numbers ..... 98
51. Selection of Z1 and Z2. ..... 102
52. IEEE 64-bit execution model ..... 108
53. Interpretation of $G, R$, and $X$ bits ..... 108
54. Location of the Guard, Round, and Sticky bits in the IEEE execution model ..... 108
55. Multiply-add 64-bit execution model. ..... 109
56. Location of the Guard, Round, and Sticky bits in the multiply-add execution model ..... 109
57. Vector Register elements ..... 135
58. Vector Registers. ..... 135
59. Vector Status and Control Register ..... 135
60. VR Save Register. ..... 136
61. Aligned quadword storage operand ..... 137
62. Vector Register contents for aligned quadword Load or Store ..... 137
63. Unaligned quadword storage operand ..... 137
64. Vector Register contents ..... 137
65. Vector Register contents after Vector OR ..... 138
66. GPR ..... 202
67. Accumulator ..... 202
68. Signal Processing and Embedded Floating-Point Sta- tus and Control Register ..... 202
69. Floating-Point Data Format ..... 256
Book II:
Power ISA Virtual Environment Architec- ture. ..... 339
70. Performance effects of storage operand placement
355
71. [Category: Server] Performance effects of storageoperand placement, Little-Endian . . . . . . . 356
72. Time Base ..... 377
73. Alternate Time Base ..... 380
Book III-S:
Power ISA Operating Environment Archi- tecture - Server Environment ..... 391
74. Logical Partitioning Control Register ..... 397
75. Real Mode Offset Register ..... 399
76. Hypervisor Real Mode Offset Register ..... 399
77. Logical Partition Identification Register ..... 399
78. Machine State Register ..... 401
79. Processor Version Register. ..... 407
80. Processor Identification Register. ..... 408
81. Control Register ..... 408
82. Program Priority Register ..... 408
83. Software-use SPRs. ..... 409
84. SPRs for use by hypervisor programs. ..... 409
85. Priority levels for or $R x, R x, R x$ ..... 411
86. SPR encodings ..... 412
87. SLBE for VRMA ..... 425
88. Translation of 64 -bit effective address to 78 bit virtual address ..... 427
89. SLB Entry ..... 428
90. SLBL $_{\text {L||LP }}$ Encoding ..... 428
91. Translation of 78 -bit virtual address to 60 -bit real address ..... 430
92. Page Table Entry ..... 431
93. Format of PTE LP ..... 432
94. SDR1 ..... 433
95. Setting the Reference and Change bits ..... 436
96. Authority Mask Register (AMR) ..... 437
97. PP bit protection states, address translation enabled. ..... 439
98. Protection states, address translation disabled ..... 439
99. Storage control bits ..... 441
100. GPR contents for slbmte ..... 445
101. GPR contents for slbmfev ..... 446
102. GPR contents for slbmfee ..... 446
103. GPR contents for mtsr, mtsrin, mfsr, and mfsrin ..... 447
104. Save/Restore Registers ..... 460
105. Hypervisor Save/Restore Registers ..... 460
106. Data Address Register ..... 460
107. Hypervisor Data Address Register ..... 460
108. Data Storage Interrupt Status Register ..... 460
109. Hypervisor Data Storage Interrupt Status Register 461
110. MSR setting due to interrupt ..... 466
111. Effective address of interrupt vector by interrupt type ..... 466
112. Time Base ..... 481
113. Decrementer ..... 482
114. Hypervisor Decrementer ..... 483
115. Processor Utilization of Resources Register ..... 483
116. Data Address Breakpoint Register. ..... 485
117. Data Address Breakpoint Register Extension ..... 485
118. External Access Register ..... 487
119. Performance Monitor SPR encodings for mtspr and mfspr ..... 497
120. Performance Monitor Counter registers ..... 497
121. Monitor Mode Control Register 0 ..... 498
122. Monitor Mode Control Register 1 ..... 500
123. Monitor Mode Control Register A ..... 500
124. Sampled Instruction Address Register ..... 501
125. Sampled Data Address Register ..... 501
Book III-E:
Power ISA Operating Environment Archi- tecture - Embedded Environment. ..... 507
126. Machine State Register ..... 513
127. Processor Version Register ..... 519
128. Processor Identification Register ..... 520
129. Special Purpose Registers. ..... 520
130. External Process ID Load Context Register. ..... 521
131. External Process ID Store Context Register ..... 522
132. Embedded SPR List. ..... 524
133. Virtual Address to TLB Entry Match Process ..... 546
134. Effective-to-Real Address Translation Flow . ..... 547
135. Access Control Process ..... 548
136. Storage control bits ..... 552
137. Exception Syndrome Register Definitions ..... 567
138. Interrupt Vector Offset Register Assignments ..... 568
139. External Proxy Register ..... 569
140. Interrupt and Exception Types ..... 575
141. Interrupt Hierarchy ..... 589
142. Machine State Register Initial Values ..... 595
143. TLB Initial Values ..... 596
144. Time Base ..... 597
145. Decrementer ..... 599
146. Decrementer ..... 600
147. . . . . . . . .Relationships of the Timer Facilities ..... 600
148. Watchdog State Machine ..... 603
149. Watchdog Timer Controls ..... 603
150. Data Cache Debug Tag Register High ..... 630
151. Data Cache Debug Tag Register Low ..... 630
152. Instruction Cache Debug Data Register ..... 631
153. Instruction Cache Debug Tag Register High ..... 631
154. Instruction Cache Debug Tag Register Low ..... 631
155. Process ID Register (PID0-PID2) ..... 639
156. MASO register ..... 640
157. MAS1 register ..... 641
158. MAS2 register ..... 641
159. MAS3 register ..... 642
160. MAS4 register ..... 642
161. MAS6 register ..... 643
162. MAS7 register ..... 643
163. MMU Configuration Register ..... 645
164. TLB Configuration Register ..... 645
165. MMU Control and Status Register 0 ..... 646
166. Processor States and PMLCan Bit Settings ..... 654
167. [User] Performance Monitor Global Control Regis-ter 0655
168. [User] Performance Monitor Local Control A Regis-
ters. ..... 656
169. [User] Performance Monitor Local Control B Regis-
ter......................................... . 656
170. [User] Performance Monitor Counter Registers . 657
171. Embedded.Peformance Monitor PMRs ..... 658
Book VLE:
Power ISA Operating Environment Archi- tecture -
Variable Length Encoding (VLE) Environ ment. ..... 661
172. BD8 instruction format ..... 664
173. C instruction format ..... 664
174. IM5 instruction format ..... 664
175. OIM5 instruction format ..... 664
176. IM7 instruction format ..... 664
177. $R$ instruction format. ..... 665
178. RR instruction format ..... 665
179. SD4 instruction format ..... 665
180. BD15 instruction format ..... 665
181. BD24 instruction format ..... 665
182. D8 instruction format ..... 665
183. I16A instruction format ..... 665
184. I16L instruction format ..... 665
185. $M$ instruction format ..... 665
186. SC18 instruction format ..... 665
187. LI20 instruction format ..... 665
188. Condition Register ..... 675
189. BO32 field encodings ..... 677
190. BO16 field encodings ..... 677
Appendices:
Power ISA Books I-III Appendices ..... 747
191. Platform Support Requirements ..... 758
Index ..... 841
Last Page - End of Document ..... 851

## Book I:

## Power ISA User Instruction Set Architecture

## Chapter 1. Introduction

1.1 Overview ..... 3
1.2 Instruction Mnemonics and Operands3
1.3 Document Conventions ..... 3
1.3.1 Definitions ..... 3
1.3.2 Notation ..... 4
1.3.3 Reserved Fields and Reserved Val- ues ..... 5
1.3.4 Description of Instruction Operation7
1.3.5 Categories ..... 9
1.3.5.1 Phased-In/Phased-Out ..... 10
1.3.5.2 Corequisite Category ..... 10
1.3.5.3 Category Notation ..... 10
1.3.6 Environments ..... 10
1.4 Processor Overview ..... 11
1.5 Computation modes ..... 13
1.5.1 Modes [Category: Server] ..... 13
1.5.2 Modes [Category: Embedded] ..... 13
1.6 Instruction formats ..... 13
1.6.1 I-FORM ..... 13
1.6.2 B-FORM ..... 13
1.6.3 SC-FORM ..... 14
1.6.4 D-FORM ..... 14
1.6.5 DS-FORM ..... 14
1.6.6 DQ-FORM ..... 14
1.6.7 X-FORM ..... 14
1.6.8 XL-FORM ..... 15
1.6.9 XFX-FORM ..... 15
1.6.10 XFL-FORM ..... 15
1.6.11 XS-FORM. ..... 15
1.6.12 XO-FORM ..... 15
1.6.13 A-FORM ..... 15
1.6.14 M-FORM ..... 15
1.6.15 MD-FORM ..... 15
1.6.16 MDS-FORM ..... 15
1.6.17 VA-FORM ..... 15
1.6.18 VC-FORM ..... 15
1.6.19 VX-FORM. ..... 16
1.6.20 EVX-FORM ..... 16
1.6.21 EVS-FORM ..... 16
1.6.22 Instruction Fields ..... 16
1.7 Classes of Instructions ..... 18
1.7.1 Defined Instruction Class ..... 18
1.7.2 Illegal Instruction Class ..... 18
1.7.3 Reserved Instruction Class ..... 19
1.8 Forms of Defined Instructions ..... 19
1.8.1 Preferred Instruction Forms ..... 19
1.8.2 Invalid Instruction Forms ..... 19
1.9 Exceptions ..... 19
1.10 Storage Addressing ..... 20
1.10.1 Storage Operands ..... 20
1.10.2 Instruction Fetches ..... 22
1.10.3 Effective Address Calculation ..... 23

### 1.1 Overview

This chapter describes computation modes, document conventions, a processor overview, instruction formats, storage addressing, and instruction fetching.

### 1.2 Instruction Mnemonics and Operands

The description of each instruction includes the mnemonic and a formatted list of operands. Some examples are the following.
stw RS,D(RA)
addis RT,RA,SI
Power ISA-compliant Assemblers will support the mnemonics and operand lists exactly as shown. They should also provide certain extended mnemonics, such as the ones described in Appendix D of Book I.

### 1.3 Document Conventions

### 1.3.1 Definitions

The following definitions are used throughout this document.

- program A sequence of related instructions.
- application program

A program that uses only the instructions and resources described in Books I and II.

■ quadwords, doublewords, words, halfwords, and bytes
128 bits, 64 bits, 32 bits, 16 bits, and 8 bits, respectively.

- positive

Means greater than zero.

- negative

Means less than zero.

- floating-point single format (or simply single format)
Refers to the representation of a single-precision binary floating-point value in a register or storage.

■ floating-point double format (or simply double format)
Refers to the representation of a double-precision binary floating-point value in a register or storage.

- system library program

A component of the system software that can be called by an application program using a Branch instruction.

## - system service program

A component of the system software that can be called by an application program using a System Call instruction.

## - system trap handler

A component of the system software that receives control when the conditions specified in a Trap instruction are satisfied.

- system error handler

A component of the system software that receives control when an error occurs. The system error handler includes a component for each of the various kinds of error. These error-specific components are referred to as the system alignment error handler, the system data storage error handler, etc.

## - latency

Refers to the interval from the time an instruction begins execution until it produces a result that is available for use by a subsequent instruction.

- unavailable

Refers to a resource that cannot be used by the program. For example, storage is unavailable if access to it is denied. See Book III.

## ■ undefined value

May vary between implementations, and between different executions on the same implementation, and similarly for register contents, storage contents, etc., that are specified as being undefined.

## - boundedly undefined

The results of executing a given instruction are said to be boundedly undefined if they could have been achieved by executing an arbitrary finite sequence of instructions (none of which yields boundedly undefined results) in the state the processor was in before executing the given instruction. Boundedly undefined results may include the presentation of inconsistent state to the system error handler as described in Section 1.8.1 of Book II. Boundedly undefined results for a given instruction may vary between implementations, and between different executions on the same implementation.

■ "must"
If software violates a rule that is stated using the word "must" (e.g., "this field must be set to 0"), the results are boundedly undefined unless otherwise stated.

## - sequential execution model

The model of program execution described in Section 2.2, "Instruction Execution Order" on page 25.

## - Auxiliary Processor

An implementation-specific processing unit. Previous versions of the architecture use the term Auxiliary Processing Unit (APU) to describe this extension of the architecture. Architectural support for auxiliary processors is part of the Embedded category.

### 1.3.2 Notation

The following notation is used throughout the Power ISA documents.

- All numbers are decimal unless specified in some special way.
- Obnnnn means a number expressed in binary format.
- Oxnnnn means a number expressed in hexadecimal format.
Underscores may be used between digits.
- RT, RA, R1, ... refer to General Purpose Registers.
- FRT, FRA, FR1, ... refer to Floating-Point Registers.
- VRT, VRA, VR1, ... refer to Vector Registers.
- (x) means the contents of register x , where x is the name of an instruction field. For example, (RA) means the contents of register RA, and (FRA) means the contents of register FRA, where RA and FRA are instruction fields. Names such as LR and CTR denote registers, not fields, so parentheses are not used with them. Parentheses are also
omitted when register x is the register into which the result of an operation is placed.
- (RA|O) means the contents of register RA if the RA field has the value 1-31, or the value 0 if the RA field is 0 .
- Bits in registers, instructions, fields, and bit strings are specified as follows. In the last three items (definition of $X_{p}$ etc.), if $X$ is a field that specifies a GPR, FPR, or VR (e.g., the RS field of an instruction), the definitions apply to the register, not to the field.
- Bits in instructions, fields, and bit strings are numbered from left to right, starting with bit 0
- For all registers except the Vector category, bits in registers that are less than 64 bits start with bit number 64-L, where $L$ is the register length; for the Vector category, bits in registers that are less than 128 bits start with bit number 128-L.
- The leftmost bit of a sequence of bits is the most significant bit of the sequence.
- $\quad X_{p}$ means bit $p$ of register/instruction/field/ bit_string $X$.
- $\quad X_{p: q}$ means bits $p$ through $q$ of register/instruction/field/bit_string X.
- $X_{p q \ldots}$ means bits $p, q, \ldots$ of register/instruction/field/bit_string $X$.
- $\neg(\mathrm{RA})$ means the one's complement of the contents of register RA.
- A period (.) as the last character of an instruction mnemonic means that the instruction records status information in certain fields of the Condition Register as a side effect of execution.
■ The symbol || is used to describe the concatenation of two values. For example, 010 || 111 is the same as 010111.
- $x^{n}$ means $x$ raised to the $n^{\text {th }}$ power.
- ${ }^{n} x$ means the replication of $x, n$ times (i.e., $x$ concatenated to itself $n-1$ times). ( $n$ ) 0 and ( $n$ ) 1 are special cases:
- ${ }^{n} 0$ means a field of $n$ bits with each bit equal to 0 . Thus ${ }^{5} 0$ is equivalent to $0 b 00000$.
- $\quad{ }^{n} 1$ means a field of $n$ bits with each bit equal to 1. Thus ${ }^{5} 1$ is equivalent to $0 b 11111$.
- Each bit and field in instructions, and in status and control registers (e.g., XER, FPSCR) and Special Purpose Registers, is either defined or reserved. Some defined fields contain reserved values. In such cases when this document refers to the specific field, it refers only to the defined values, unless otherwise specified.
- /, //, ///, ... denotes a reserved field, in a register, instruction, field, or bit string.

■ ?, ??, ???, ... denotes an implementation-dependent field in a register, instruction, field or bit string.

### 1.3.3 Reserved Fields and Reserved Values

Reserved fields in instructions are ignored by the processor. This is a requirement in the Server environment and is being phased into the Embedded environment.

In some cases a defined field of an instruction has certain values that are reserved. This includes cases in which the field is shown in the instruction layout as containing a particular value; in such cases all other values of the field are reserved. In general, if an instruction is coded such that a defined field contains a reserved value the instruction form is invalid; see Section 1.8.2 on page 19. The only exception to the preceding rule is that it does not apply to portions of defined fields that are specified, in the instruction description, as being treated as reserved fields.

To maximize compatibility with future architecture extensions, software must ensure that reserved fields in instructions contain zero and that defined fields of instructions do not contain reserved values.

The handling of reserved bits in System Registers (e.g., XER, FPSCR) is implementation-dependent. Unless otherwise stated, software is permitted to write any value to such a bit. A subsequent reading of the bit returns 0 if the value last written to the bit was 0 and returns an undefined value (0 or 1) otherwise.
In some cases a defined field of a System Register has certain values that are reserved. Software must not set a defined field of a System Register to a reserved value.

References elsewhere in this document to a defined field (in an instruction or System Register) that has reserved values assume the field does not contain a reserved value, unless otherwise stated or obvious from context.

## Assembler Note

Assemblers should report uses of reserved values of defined fields of instructions as errors.

## Programming Note

It is the responsibility of software to preserve bits that are now reserved in System Registers, because they may be assigned a meaning in some future version of the architecture.

In order to accomplish this preservation in imple-mentation-independent fashion, software should do the following.

- Initialize each such register supplying zeros for all reserved bits.
- Alter (defined) bit(s) in the register by reading the register, altering only the desired bit(s), and then writing the new value back to the register.
The XER and FPSCR are partial exceptions to this recommendation. Software can alter the status bits in these registers, preserving the reserved bits, by executing instructions that have the side effect of altering the status bits. Similarly, software can alter any defined bit in the FPSCR by executing a Float-ing-Point Status and Control Register instruction. Using such instructions is likely to yield better performance than using the method described in the second item above.


### 1.3.4 Description of Instruction Operation

Instruction descriptions (including related material such as the introduction to the section describing the instructions) mention that the instruction may cause a system error handler to be invoked, under certain conditions, if and only if the system error handler may treat the case as a programming error. (An instruction may cause a system error handler to be invoked under other conditions as well; see Chapter 6 of Book III-S and Chapter 5 of Book III-E).

A formal description is given of the operation of each instruction. In addition, the operation of most instructions is described by a semiformal language at the register transfer level (RTL). This RTL uses the notation given below, in addition to the notation described in Section 1.3.2. Some of this notation is also used in the formal descriptions of instructions. RTL notation not summarized here should be self-explanatory.

The RTL descriptions cover the normal execution of the instruction, except that "standard" setting of status registers, such as the Condition Register, is not shown. ("Non-standard" setting of these registers, such as the setting of the Condition Register by the Compare instructions, is shown.) The RTL descriptions do not cover cases in which the system error handler is invoked, or for which the results are boundedly undefined.

The RTL descriptions specify the architectural transformation performed by the execution of an instruction. They do not imply any particular implementation.

| Notation |  |
| :--- | :--- |
| $\leftarrow$ | Meaning <br> Assignment |
| $\leftarrow_{\text {iea }}$ | Assignment of an instruction effective <br> address. In 32-bit mode the high-order 32 |
|  | bits of the 64-bit target address are set to |
|  | 0. |

CEIL(x) Least integer $\geq x$
DCR(x) Device Control Register x
DOUBLE(x) Result of converting $x$ from floating-point single format to floating-point double format, using the model shown on page 111
EXTS( x ) Result of extending x on the left with sign bits
$\operatorname{FLOOR}(\mathrm{x}) \quad$ Greatest integer $\leq \mathrm{x}$
GPR(x) General Purpose Register $x$
$\operatorname{MASK}(x, y)$ Mask having 1s in positions $x$ through $y$ (wrapping if $x>y$ ) and Os elsewhere
$\operatorname{MEM}(x, y) \quad$ Contents of a sequence of $y$ bytes of storage. The sequence depends on the byte ordering used for storage access, as follows.
Big-Endian byte ordering:
The sequence starts with the byte at address $x$ and ends with the byte at address $x+y-1$.
Little-Endian byte ordering:
The sequence starts with the byte at address $x+y-1$ and ends with the byte at address $x$.
$\mathrm{ROTL}_{64}(\mathrm{x}, \mathrm{y})$
Result of rotating the 64-bit value $x$ left $y$ positions
$\mathrm{ROTL}_{32}(\mathrm{x}, \mathrm{y})$
Result of rotating the 64-bit value $x \| x$ left $y$ positions, where $x$ is 32 bits long
SINGLE(x) Result of converting $x$ from floating-point double format to floating-point single format, using the model shown on page 114
SPR(x) Special Purpose Register x
TRAP Invoke the system trap handler
characterization
Reference to the setting of status bits, in a standard way that is explained in the text
undefined An undefined value.

CIA Current Instruction Address, which is the 64-bit address of the instruction being described by a sequence of RTL. Used by relative branches to set the Next Instruction Address (NIA), and by Branch instructions with LK=1 to set the Link Register. Does not correspond to any architected register.
NIA Next Instruction Address, which is the 64-bit address of the next instruction to be executed. For a successful branch, the next instruction address is the branch target address: in RTL, this is indicated by assigning a value to NIA. For other instructions that cause non-sequential instruction fetching (see Book III), the RTL is similar. For instructions that do not branch, and do not otherwise cause instruction fetching to be non-sequential,
the next instruction address is CIA+4 (VLE behavior is different; see Book VLE). Does not correspond to any architected register.
if... then... else...
Conditional execution, indenting shows range; else is optional.
do Do loop, indenting shows range. "To" and/ or "by" clauses specify incrementing an iteration variable, and a "while" clause gives termination conditions.
leave Leave innermost do loop, or do loop described in leave statement.
for For loop, indenting shows range. Clause after "for" specifies the entities for which to execute the body of the loop.

The precedence rules for RTL operators are summarized in Table 1. Operators higher in the table are applied before those lower in the table. Operators at the same level in the table associate from left to right, from right to left, or not at all, as shown. (For example, associates from left to right, so $a-b-c=(a-b)-c$.) Parentheses are used to override the evaluation order implied by the table or to increase clarity; parenthesized expressions are evaluated before serving as operands.

| Table 1: Operator precedence |  |
| :--- | :---: |
| Operators | Associativity |
| subscript, function evaluation | left to right |
| pre-superscript (replication), <br> post-superscript (exponentiation) | right to left |
| unary,$- \neg$ | right to left |
| $\times, \div$ | left to right |
| ,,+- | left to right |
| $\\|$ | left to right |
| $=, \neq,<, \leq,>, \geq,<^{\text {u }},>^{\text {u }}, ?$ | left to right |
| $\&, \oplus, \equiv$ | left to right |
| $\mid$ | left to right |
| $:($ range $)$ | none |
| $\leftarrow, \leftarrow$ iea | none |

### 1.3.5 Categories

Each facility (including registers and fields therein) and instruction is in exactly one of the categories listed in Figure 1.

A category may be defined as a dependent category. These are categories that are supported only if the category they are dependent on is also supported. Depen-
dent categories are identified by the "." in their category name, e.g., if an implementation supports the Float-ing-Point.Record category, then the Floating-Point category is also supported.

An implementation that supports a facility or instruction in a given category, except for the two categories described in Section 1.3.5.1, supports all facilities and instructions in that category.

| Category | Abvr. | Notes |
| :---: | :---: | :---: |
| Base | B | Required for all implementations |
| Server | S | Required for Server implementations |
| Embedded | E | Required for Embedded implementations |
| Alternate Time Base | ATB | An additional Time Base; see Book II |
| Cache Specification | CS | Specify a specific cache for some instructions; see Book II |
| Embedded.Cache Debug | E.CD | Provides direct access to cache data and directory content |
| Embedded.Cache Initialization | E.CI | Instructions that invalidate the entire cache |
| Embedded.Enhanced Debug | E.ED | Embedded Enhanced Debug facility; see Book III-E |
| Embedded.External PID | E.PD | Embedded External PID facility; see Book III-E |
| Embedded.Little-Endian | E.LE | Embedded Little-Endian page attribute; see Book III-E |
| Embedded.MMU Type FSL | E.MF | Embedded MMU example Type FSL; see Book III-E |
| Embedded.Performance Monitor | E.PM | Embedded performance monitor example; see Book III-E |
| Embedded.Processor Control | E.PC | Processor control facility; see Book III-E |
| Embedded Cache Locking | ECL | Embedded Cache Locking facility; see Book III-E |
| External Control | EC | External Control facility; see Book II |
| External Proxy | EXP | External Proxy facility; see Book III-E |
| Floating-Point Floating-Point.Record | $\begin{array}{\|l\|} \hline \text { FP } \\ \text { FP.R } \end{array}$ | Floating-Point Facilities <br> Floating-Point instructions with $\mathrm{Rc}=1$ |
| Legacy Move Assist | LMV | Determine Left most Zero Byte instruction |
| Legacy Integer Multiply-Accumulate ${ }^{1}$ | LMA | Legacy Integer Multiply-accumulate instructions |
| Load/Store Quadword | LSQ | Load/Store Quadword instructions; see Book III-S |
| Memory Coherence | MMC | Requirement for Memory Coherence; see Book II |
| Move Assist | MA | Move Assist instructions |
| Server.Performance Monitor | S.PM | Performance monitor example for Servers; see Book III-S |
| Signal Processing Engine ${ }^{1,2}$ SPE.Embedded Float Scalar Double SPE.Embedded Float Scalar Single SPE.Embedded Float Vector | SP <br> SP.FD <br> SP.FS <br> SP.FV | Facility for signal processing GPR-based Floating-Point double-precision instruction set GPR-based Floating-Point single-precision instruction set GPR-based Floating-Point Vector instruction set |
| Stream | STM | Stream variant of dcbt instruction; see Book II |
| Trace | TRC | Trace Facility; see Book III-S |
| Variable Length Encoding | VLE | Variable Length Encoding facility; see Book VLE |
| Vector ${ }^{1}$ <br> Vector.Little-Endian | V V.LE | Vector facilities <br> Little-Endian support for Vector storage operations. |
| Wait | WT | wait instruction; see Book II |
| 64-Bit | 64 | Required for 64-bit implementations; not defined for 32-bit impl's |

Because of overlapping opcode usage, SPE is mutually exclusive with Vector and with Legacy Integer Multi-ply-Accumulate, and Legacy Integer Multiply-Accumulate is mutually exclusive with Vector.
2 The SPE-dependent Floating-Point categories are collectively referred to as SPE.Embedded Float_* or SP.*.
Figure 1. Category Listing

An instruction in a category that is not supported by the implementation is treated as an illegal instruction or an unimplemented instruction on that implementation (see Section 1.7.2).

For an instruction that is supported by the implementation with field values that are defined by the architecture, the field values defined as part of a category that is not supported by the implementation are treated as reserved values on that implementation (see Section 1.3.3 and Section 1.8.2).

Bits in a register that are in a category that is not supported by the implementation are treated as reserved.

### 1.3.5.1 Phased-In/Phased-Out

There are two special dependent categories, Phased-In and Phased-Out, defined below. These categories have the exception that an implementation may support a subset of the instructions or facilities defined as being part of the category.

Phased-In These are facilities and instructions that, in some future version of the architecture, will be required as part of the category they are dependent on.
Phased-Out These are facilities and instructions that, in some future version of the architecture, will be dropped out of the architecture. System developers should develop a migration plan to eliminate use of them in new systems.

## Programming Note

Warning: Instructions and facilities being phased out of the architecture are likely to perform poorly on future implementations. New programs should not use them.

### 1.3.5.2 Corequisite Category

A corequisite category is an additional category that is associated with an instruction or facility, and must be implemented if the instruction or facility is implemented.

### 1.3.5.3 Category Notation

Instructions and facilities are considered part of the Base category unless otherwise marked. If a section is marked with a specific category tag, all material in that section and its subsections are considered part of the category, unless otherwise marked. Overview sections may contain discussion of instructions and facilities from various categories without being explicitly marked.
An example of a category tag is: [Category: Server].
An example of a dependent category is:
[Category: Server.Phased-In]

The shorthand <E> and <S> may also be used for Category: Embedded and Server respectively.

### 1.3.6 Environments

All implementations support one of the two defined environments, Server or Embedded. Environments refer to common subsets of instructions that are shared across many implementations. The Server environment describes implementations that support Category: Base and Server. The Embedded environment describes implementations that support Category: Base and Embedded.

### 1.4 Processor Overview

The processor implements the instruction set, the storage model, and other facilities defined in this document. There are four basic classes of instructions:

- branch instructions (Chapter 2)

■ fixed-point instructions (Chapter 3), and other instructions that use the fixed-point registers (Chapters 6, 7, 8, and 9)

- floating-point instructions (Chapter 4)
- vector instructions (Chapter 5)

Fixed-point instructions operate on byte, halfword, word, and doubleword operands. Floating-point instructions operate on single-precision and double-precision floating-point operands. Vector instructions operate on vectors of scalar quantities and on scalar quantities where the scalar size is byte, halfword, word, and quadword. The Power ISA uses instructions that are four bytes long and word-aligned (VLE has different instruction characteristics; see Book VLE). It provides for byte, halfword, word, and doubleword operand fetches and stores between storage and a set of 32 General Purpose Registers (GPRs). It provides for word and doubleword operand fetches and stores between storage and a set of 32 Floating-Point Registers (FPRs). It also provides for byte, halfword, word, and quadword operand fetches and stores between storage and a set of 32 Vector Registers (VRs).

Signed integers are represented in two's complement form.

There are no computational instructions that modify storage; instructions that reference storage may reformat the data (e.g. load halfword algebraic). To use a storage operand in a computation and then modify the same or another storage location, the contents of the storage operand must be loaded into a register, modified, and then stored back to the target location. Figure 2 is a logical representation of instruction processing. Figure 3 shows the registers of the Power ISA User Instruction Set Architecture.


Figure 2. Logical processing model

| CR |
| :--- |
| 32 |
| "Condition Register" on page 26 |


| LR |  |
| :--- | ---: |
| 0 | 63 |
| "Link Register" on page 27 |  |


|  |
| :---: |
| 0 |

"Count Register" on page 27

| GPR 0 |
| :---: |
| GPR 1 |
| $\cdots$ |
| $\cdots$ |
| GPR 30 |
| GPR 31 |

"General Purpose Registers" on page 38

|  | XER |
| :--- | :--- |
| 0 |  |

"Fixed-Point Exception Register" on page 38

Category: Embedded:

| SPRG4 |
| :--- | :--- |
| SPRG5 |
| SPRG6 |
| SPRG7 |
| 0 |

"Software-use SPRs" on page 39.
Category: Embedded and Vector

| VRSAVE |
| :---: |
| 32 |

"VR Save Register" on page 136

## Category: Floating-Point:

| FPR 0 |
| :---: |
| FPR 1 |
| $\cdots$ |
| $\cdots$ |
| FPR 30 |
| FPR 31 |

"Floating-Point Registers" on page 95

| FPSCR |
| :--- |
| 32 <br> "Floating-Point <br> page 95 |
| 63 |

Category: Vector:

| VR 0 |
| :---: |
| VR 1 |
| $\ldots$ |
| $\ldots$ |
| VR 30 |
| 0 |

"Vector Registers" on page 135

| VSCR |  |
| :---: | :---: |
| 96 |  |

"Vector Status and Control Register" on page 135
Category: SPE:

|  |
| :---: |
| 0 | Accumulator

"Accumulator" on page 202

| SPEFSCR |
| :---: |
| 32 |

"Signal Processing and Embedded Floating-Point Status and Control Register" on page 202

Figure 3. Power ISA user register set

### 1.5 Computation modes

### 1.5.1 Modes [Category: Server]

Processors provide two execution modes, 64-bit mode and 32 -bit mode. In both of these modes, instructions that set a 64-bit register affect all 64 bits. The computational mode controls how the effective address is interpreted, how status bits are set, how the Link Register is set by Branch instructions in which LK=1, and how the Count Register is tested by Branch Conditional instructions. Nearly all instructions are available in both modes (the only exceptions are a few instructions that are defined in Book III-S). In both modes, effective address computations use all 64 bits of the relevant registers (General Purpose Registers, Link Register, Count Register, etc.) and produce a 64 -bit result. However, in 32-bit mode the high-order 32 bits of the computed effective address are ignored for the purpose of addressing storage; see Section 1.10.3 for additional details.

### 1.5.2 Modes [Category: Embedded]

Processors may provide 32 -bit mode, or both 64 -bit mode and 32 -bit mode. The modes differ in the following ways.
■ In 64-bit mode, the processor behaves as described for 64 -bit mode in the Server environment; see Section 1.5.1.
■ In 32-bit mode, instructions other than SP, SP.Embedded Float Scalar Double, and SP.Embedded Float Vector use only the lower 32 bits of a GPR and produce a 32-bit result. Results written to the GPRs write only the lower 32-bits and the upper 32 bits are undefined except for SP.Embedded Float Scalar Single instructions which leave the upper 32-bits unchanged. SP, SP.Embedded Float Scalar Double, and SP.Embedded Float Vector instructions use all 64 bits of a GPR and produce a 64-bit result regardless of the mode.

Instructions that set condition bits do so based on the 32 -bit result computed. Effective addresses and all SPRs operate on the lower 32 bits only unless otherwise stated. The instructions in the 64-Bit category are not necessarily available; if they are not available, attempting to execute such an instruction causes the system illegal instruction error handler to be invoked.

Floating-Point and Vector instructions operate on FPRs and VPRs, respectively, independent of modes.

### 1.6 Instruction formats

All instructions are four bytes long and word-aligned (except for VLE instructions; see Book VLE). Thus, whenever instruction addresses are presented to the processor (as in Branch instructions) the low-order two bits are ignored. Similarly, whenever the processor develops an instruction address the low-order two bits are zero.

Bits 0:5 always specify the opcode (OPCD, below). Many instructions also have an extended opcode (XO, below). The remaining bits of the instruction contain one or more fields as shown below for the different instruction formats.

The format diagrams given below show horizontally all valid combinations of instruction fields. The diagrams include instruction fields that are used only by instructions defined in Book II or in Book III.

## Split Field Notation

In some cases an instruction field occupies more than one contiguous sequence of bits, or occupies one contiguous sequence of bits that are used in permuted order. Such a field is called a split field. In the format diagrams given below and in the individual instruction layouts, the name of a split field is shown in small letters, once for each of the contiguous sequences. In the RTL description of an instruction having a split field, and in certain other places where individual bits of a split field are identified, the name of the field in small letters represents the concatenation of the sequences from left to right. In all other places, the name of the field is capitalized and represents the concatenation of the sequences in some order, which need not be left to right, as described for each affected instruction.

### 1.6.1 I-FORM

| 0 | ${ }^{6}$ LI | AA | LK |
| :--- | :--- | :--- | :--- |

Figure 4. I instruction format


Figure 5. B instruction format

### 1.6.3 SC-FORM

| OPCD | //I | //I | // | LEV | $/ /$ | 1 | $/$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPCD | $/ / /$ | $/ / /$ | $/ / /$ | $/ / /$ | $/ /$ | 1 | $/$ |

Figure 6. SC instruction format

### 1.6.4 D-FORM

| OPCD | RT | RA | D |
| :---: | :---: | :---: | :---: |
| OPCD | RT | RA | SI |
| OPCD | RS | RA | D |
| OPCD | RS |  | RA |
| OPCD | BF | $/$ | L |
| RA | UI |  |  |
| OPCD | BF | $/$ | L |
| RA | RA | SI |  |
| OPCD | TO | RA | UI |
| OPCD | FRT | RA | SI |
| OPCD | FRS | RA | D |

Figure 7. D instruction format

### 1.6.5 DS-FORM

| OPCD | RT | RA | DS | XO |
| :---: | :---: | :---: | :---: | :---: |
| OPCD | RS | RA | DS | XO |

Figure 8. DS instruction format

### 1.6.6 DQ-FORM

| 0 |  |  | 11 | 16 |
| :--- | :--- | :--- | :--- | :--- |
| OPCD | RT | RA | DQ | PT |

Figure 9. DQ instruction format

### 1.6.7 X-FORM

I

I


Figure 10. X instruction format

### 1.6.8 XL-FORM



Figure 11. XL instruction format

### 1.6.9 XFX-FORM

| OPCD | RT |  | spr |  | XO | / |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPCD | RT |  | tbr |  | XO | 1 |
| OPCD | RT | 0 | /// |  | XO | 1 |
| OPCD | RT | 1 | FXM | / | XO | / |
| OPCD | RT |  | dcr |  | XO | / |
| OPCD | RT |  | pmrn |  | XO | / |
| OPCD | DUI |  | DUIS |  | XO | / |
| OPCD | RS | 0 | FXM | / | XO | 1 |
| OPCD | RS | 1 | FXM | / | XO | 1 |
| OPCD | RS |  | spr |  | XO | 1 |
| OPCD | RS |  | dcr |  | XO | 1 |
| OPCD | RS |  | pmrn |  | XO | 1 |

Figure 12. XFX instruction format

### 1.6.10 XFL-FORM



Figure 13. XFL instruction format

### 1.6.11 XS-FORM



Figure 14. XS instruction format

### 1.6.12 XO-FORM

| OPCD | RT | RA | RB | OE | XO | Rc |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPCD | RT | RA | RB | $/$ | XO | Rc |
| OPCD | RT | RA | $/ / /$ | OE | XO | Rc |

Figure 15. XO instruction format

### 1.6.13 A-FORM

|  |  | ${ }^{11}$ OPCD | FRT | FRA | FRB | FRC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| XO | Rc |  |  |  |  |  |
| OPCD | FRT | FRA | FRB | $/ / /$ | XO | Rc |
| OPCD | FRT | FRA | $/ / /$ | FRC | XO | Rc |
| OPCD | FRT | $/ / /$ | FRB | $/ / /$ | XO | Rc |
| OPCD | RT | RA | RB | BC | XO | $/$ |

Figure 16. A instruction format

### 1.6.14 M-FORM

| ${ }^{6}$ OPCD |  | RS | RA | RB | MB | ME |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Rc |  |  |  |  |  |  |
| OPCD | RS | RA | SH | MB | ME | Rc |

Figure 17. $M$ instruction format

### 1.6.15 MD-FORM

| 6 |  | 11 | 21 |  | $27 \quad 30$ | 31 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPCD | RS | RA | sh | mb | XO sh | Rc |
| OPCD | RS | RA | sh | me | XO sh | h Rc |

Figure 18. MD instruction format

### 1.6.16 MDS-FORM

| ${ }^{6}$ OPCD |  | RS | RA | RB | mb | XO |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Rc |  |  |  |  |  |  |
| OPCD | RS | RA | RB | me | XO | Rc |

Figure 19. MDS instruction format

### 1.6.17 VA-FORM

| 6 |  | 11 | 16 | 21 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OPCD | VRT | VRA | VRB | VRC | XO |
| OPCD | VRT | VRA | VRB | SHB | XO |

Figure 20. VA instruction format

### 1.6.18 VC-FORM

| 0 |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| OPCD | VRT | VRA | VRB | Rc | XO |

Figure 21. VC instruction format

### 1.6.19 VX-FORM

| 6 |  | $11 \quad 16$ |  | 21 | 31 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OPCD | VRT | VRA | VRB | XO |  |
| OPCD | VRT | I/I | VRB | XO |  |
| OPCD | VRT | UIM | VRB | XO |  |
| OPCD | VRT | / UIM | VRB | XO |  |
| OPCD | VRT | // UIM | VRB | XO |  |
| OPCD | VRT | /I/ UIM | VRB | XO |  |
| OPCD | VRT | SIM | I/I | XO |  |
| OPCD | VRT | I/I |  | XO |  |
| OPCD |  | III | VRB | XO |  |

Figure 22. VX instruction format

### 1.6.20 EVX-FORM

| 6 |  | 16 |  | 21 | 31 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OPCD | RS | RA | RB | XO |  |
| OPCD | RS | RA | UI | XO |  |
| OPCD | RT | I/I | RB | XO |  |
| OPCD | RT | RA | RB | XO |  |
| OPCD | RT | RA | I/I | XO |  |
| OPCD | RT | UI | RB | XO |  |
| OPCD | BF // | RA | RB | XO |  |
| OPCD | RT | RA | UI | XO |  |
| OPCD | RT | SI | I/I | XO |  |

Figure 23. EVX instruction format

### 1.6.21 EVS-FORM



Figure 24. EVS instruction format

### 1.6.22 Instruction Fields

AA (30)
Absolute Address bit.
0 The immediate field represents an address relative to the current instruction address. For l-form branches the effective address of the branch target is the sum of the LI field sign-extended to 64 bits and the address of the branch instruction. For $B$-form branches the effective address of the branch target is the sum of the BD field sign-extended to 64 bits and the address of the branch instruction.
1 The immediate field represents an absolute address. For I-form branches the effective address of the branch target is the LI field sign-extended to 64 bits. For

B-form branches the effective address of the branch target is the BD field sign-extended to 64 bits.

## BA (11:15)

Field used to specify a bit in the CR to be used as a source.

## BB (16:20)

Field used to specify a bit in the CR to be used as a source.

## BC (21:25)

Field used to specify a bit in the CR to be used as a source.

## BD (16:29)

Immediate field used to specify a 14-bit signed two's complement branch displacement which is concatenated on the right with 0b00 and sign-extended to 64 bits.

## BF (6:8)

Field used to specify one of the CR fields or one of the FPSCR fields to be used as a target.

BFA (11:13 or 29:31)
Field used to specify one of the CR fields or one of the FPSCR fields to be used as a source.

## BH (19:20)

Field used to specify a hint in the Branch Conditional to Link Register and Branch Conditional to Count Register instructions. The encoding is described in Section 2.4, "Branch Instructions".

BI (11:15)
Field used to specify a bit in the CR to be tested by a Branch Conditional instruction.

BO (6:10)
Field used to specify options for the Branch Conditional instructions. The encoding is described in Section 2.4, "Branch Instructions".

## BT (6:10)

Field used to specify a bit in the CR or in the FPSCR to be used as a target.

## CT (7:10)

Field used in X-form instructions to specify a cache target (see Section 3.2.2 of Book II).

## D (16:31)

Immediate field used to specify a 16-bit signed two's complement integer which is sign-extended to 64 bits.

## DCR (11:20)

Field used by the Move To/From Device Control Register instructions (see Book III-E).

DS (16:29)

Immediate field used to specify a 14-bit signed two's complement integer which is concatenated on the right with $0 b 00$ and sign-extended to 64 bits.

DUI (6:10)
Field used by the dnh instruction (see Book II).
DUIS (11:20)
Field used by the dnh instruction (see Book II).
E (16)
Field used by the Write MSR External Enable instruction (see Book III-E).

FLM (7:14)
Field mask used to identify the FPSCR fields that are to be updated by the mtfsf instruction.

FRA (11:15)
Field used to specify an FPR to be used as a source.

FRB (16:20)
Field used to specify an FPR to be used as a source.

FRC (21:25)
Field used to specify an FPR to be used as a source.

## FRS (6:10)

Field used to specify an FPR to be used as a source.

FRT (6:10)
Field used to specify an FPR to be used as a target.

FXM (12:19)
Field mask used to identify the CR fields that are to be written by the mtcrf and mtocrf instructions, or read by the mfocrf instruction.

## L (10 or 15)

Field used to specify whether a fixed-point Compare instruction is to compare 64-bit numbers or 32-bit numbers.

Field used by the Data Cache Block Flush instruction (see Section 3.2.2 of Book II).
Field used by the Move To Machine State Register and TLB Invalidate Entry instructions (see Book III).

L (9:10)
Field used by the Synchronize instruction (see Section 3.3.1 of Book II).

## LEV (20:26)

Field used by the System Call instruction.

Immediate field used to specify a 24 -bit signed two's complement integer which is concatenated on the right with 0 b 00 and sign-extended to 64 bits.

LK (31)
LINK bit.
0 Do not set the Link Register.
1 Set the Link Register. The address of the instruction following the Branch instruction is placed into the Link Register.

MB (21:25) and ME (26:30)
Fields used in M -form instructions to specify a 64-bit mask consisting of 1 -bits from bit MB+32 through bit ME+32 inclusive and 0-bits elsewhere, as described in Section 3.3.13, "Fixed-Point Rotate and Shift Instructions" on page 77.

MB (21:26)
Field used in MD-form and MDS-form instructions to specify the first 1 -bit of a 64-bit mask, as described in Section 3.3.13, "Fixed-Point Rotate and Shift Instructions" on page 77.

## ME (21:26)

Field used in MD-form and MDS-form instructions to specify the last 1-bit of a 64-bit mask, as described in Section 3.3.13, "Fixed-Point Rotate and Shift Instructions" on page 77.

MO (6:10)
Field used in X-form instructions to specify a subset of storage accesses.

NB (16:20)
Field used to specify the number of bytes to move in an immediate Move Assist instruction.

OPCD (0:5)
Primary opcode field.
OE (21)
Field used by XO-form instructions to enable setting OV and SO in the XER.

## PMRN (11:20)

Field used to specify a Performance Monitor Register for the mfpmr and mtpmr instructions.

## RA (11:15)

Field used to specify a GPR to be used as a source or as a target.

## RB (16:20)

Field used to specify a GPR to be used as a source.

## Rc (21 OR 31)

RECORD bit.
0 Do not alter the Condition Register.

1 Set Condition Register Field 0, Field 1, or Field 6 as described in Section 2.3.1, "Condition Register" on page 26.

RS (6:10)
Field used to specify a GPR to be used as a source.

## RT (6:10)

Field used to specify a GPR to be used as a target.

## SH (16:20, or 16:20 and 30)

Field used to specify a shift amount.

## SHB (22:25)

Field used to specify a shift amount in bytes.

## SI (16:31)

Immediate field used to specify a 16-bit signed integer.

## SIM (11:15)

Immediate field used to specify a 5-bit signed integer.

## SPR (11:20)

Field used to specify a Special Purpose Register for the mtspr and mfspr instructions.

## SR (12:15)

Field used by the Segment Register Manipulation instructions (see Book III-S).

## TBR (11:20)

Field used by the Move From Time Base instruction (see Section 4.2.1 of Book II).

## TH (7:10)

Field used by the data stream variant of the dcbt and dcbtst instructions (see Section 3.2.2 of Book II).

## TO (6:10)

Field used to specify the conditions on which to trap. The encoding is described in Section 3.3.10, "Fixed-Point Trap Instructions" on page 69.

## U (16:19)

Immediate field used as the data to be placed into a field in the FPSCR.

## UI (11:15, 16:20, or 16:31)

Immediate field used to specify an unsigned integer.

## UIM (11:15, 12:15, 13:15, 14:15)

Immediate field used to specify an unsigned integer.

## VRA (11:15)

Field used to specify a VR to be used as a source.

## VRB (16:20)

Field used to specify a VR to be used as a source.
VRC (21:25)
Field used to specify a VR to be used as a source.

## VRS (6:10)

Field used to specify a VR to be used as a source.
VRT (6:10)
Field used to specify a VR to be used as a target.
I XO (21:28, 21:29, 21:30, 21:31, 22:30, 22:31, 26:30, 26:31, 27:29, 27:30, or 30:31)

Extended opcode field.

### 1.7 Classes of Instructions

An instruction falls into exactly one of the following three classes:

Defined
Illegal
Reserved
The class is determined by examining the opcode, and the extended opcode if any. If the opcode, or combination of opcode and extended opcode, is not that of a defined instruction or of a reserved instruction, the instruction is illegal.

### 1.7.1 Defined Instruction Class

This class of instructions contains all the instructions defined in this document.

A defined instruction can have preferred and/or invalid forms, as described in Section 1.8.1, "Preferred Instruction Forms" and Section 1.8.2, "Invalid Instruction Forms". Instructions that are part of a category that is not supported are treated as illegal instructions.

### 1.7.2 Illegal Instruction Class

This class of instructions contains the set of instructions described in Appendix D of Book Appendices. Illegal instructions are available for future extensions of the Power ISA ; that is, some future version of the Power ISA may define any of these instructions to perform new functions.

Any attempt to execute an illegal instruction will cause the system illegal instruction error handler to be invoked and will have no other effect.

An instruction consisting entirely of binary $0 s$ is guaranteed always to be an illegal instruction. This increases the probability that an attempt to execute data or uninitialized storage will result in the invocation of the system illegal instruction error handler.

### 1.7.3 Reserved Instruction Class

This class of instructions contains the set of instructions described in Appendix E of Book Appendices.

Reserved instructions are allocated to specific purposes that are outside the scope of the Power ISA.

Any attempt to execute a reserved instruction will:
■ perform the actions described by the implementation if the instruction is implemented; or

- cause the system illegal instruction error handler to be invoked if the instruction is not implemented.


### 1.8 Forms of Defined Instructions

### 1.8.1 Preferred Instruction Forms

Some of the defined instructions have preferred forms. For such an instruction, the preferred form will execute in an efficient manner, but any other form may take significantly longer to execute than the preferred form.

Instructions having preferred forms are:

- the Condition Register Logical instructions
- the Load/Store Multiple instructions
- the Load/Store String instructions

■ the Or Immediate instruction (preferred form of no-op)

- the Move To Condition Register Fields instruction


### 1.8.2 Invalid Instruction Forms

Some of the defined instructions can be coded in a form that is invalid. An instruction form is invalid if one or more fields of the instruction, excluding the opcode field(s), are coded incorrectly in a manner that can be deduced by examining only the instruction encoding.

In general, any attempt to execute an invalid form of an instruction will either cause the system illegal instruction error handler to be invoked or yield boundedly undefined results. Exceptions to this rule are stated in the instruction descriptions.

Some instruction forms are invalid because the instruction contains a reserved value in a defined field (see Section 1.3.3 on page 5); these invalid forms are not discussed further. All other invalid forms are identified in the instruction descriptions.

References to instructions elsewhere in this document assume the instruction form is not invalid, unless otherwise stated or obvious from context.

## Assembler Note

Assemblers should report uses of invalid instruction forms as errors.

### 1.9 Exceptions

There are two kinds of exception, those caused directly by the execution of an instruction and those caused by an asynchronous event. In either case, the exception may cause one of several components of the system software to be invoked.

The exceptions that can be caused directly by the execution of an instruction include the following:
■ an attempt to execute an illegal instruction, or an attempt by an application program to execute a "privileged" instruction (see Book III) (system illegal instruction error handler or system privileged instruction error handler)

- the execution of a defined instruction using an invalid form (system illegal instruction error handler or system privileged instruction error handler)
- an attempt to execute an instruction that is not provided by the implementation (system illegal instruction error handler)
■ an attempt to access a storage location that is unavailable (system instruction storage error handler or system data storage error handler)

■ an attempt to access storage with an effective address alignment that is invalid for the instruction (system alignment error handler)

- the execution of a System Call instruction (system service program)

■ the execution of a Trap instruction that traps (system trap handler)

- the execution of a floating-point instruction that causes a floating-point enabled exception to exist (system floating-point enabled exception error handler)
■ the execution of an auxiliary processor instruction that causes an auxiliary processor enabled exception to exist (system auxiliary processor enabled exception error handler)

The exceptions that can be caused by an asynchronous event are described in Book III.

The invocation of the system error handler is precise, except that the invocation of the auxiliary processor enabled exception error handler may be imprecise, and if one of the imprecise modes for invoking the system floating-point enabled exception error handler is in effect (see page 103), then the invocation of the system floating-point enabled exception error handler may also be imprecise. When the system error handler is invoked
imprecisely, the excepting instruction does not appear to complete before the next instruction starts (because one of the effects of the excepting instruction, namely the invocation of the system error handler, has not yet occurred).

Additional information about exception handling can be found in Book III.

### 1.10 Storage Addressing

A program references storage using the effective address computed by the processor when it executes a Storage Access or Branch instruction (or certain other instructions described in Book II and Book III), or when it fetches the next sequential instruction.

Bytes in storage are numbered consecutively starting with 0 . Each number is the address of the corresponding byte.

The byte ordering (Big-Endian or Little-Endian) for a storage access is specified by the operating system. In the Embedded environment this ordering is a page attribute (see Book II) and is specified independently for each virtual page, while in the Server environment it is a mode (see Book III-S) and applies to all storage.

### 1.10.1 Storage Operands

Storage operands may be bytes, halfwords, words, doublewords, or quadwords (see book III), or, for the Load/Store Multiple and Move Assist instructions, a sequence of bytes or words. The address of a storage operand is the address of its first byte (i.e., of its low-est-numbered byte).
Operand length is implicit for each instruction.
The operand of a single-register Storage Access instruction, or of a quadword Load or Store instruction, has a "natural" alignment boundary equal to the operand length. In other words, the "natural" address of an operand is an integral multiple of the operand length. A storage operand is said to be aligned if it is aligned at its natural boundary; otherwise it is said to be unaligned. See the following table.

| Operand | Length | Addr $_{60: 63}$ if aligned |
| :--- | :--- | :--- |
| Byte | 8 bits | $\times \times \times x$ |
| Halfword | 2 bytes | $x \times x 0$ |
| Word | 4 bytes | $x \times 00$ |
| Doubleword | 8 bytes | $x 000$ |
| Quadword | 16 bytes | 0000 |

Note: An " $x$ " in an address bit position indicates that the bit can be 0 or 1 independent of the contents of other bits in the address.

The concept of alignment is also applied more generally, to any datum in storage. For example, a 12-byte datum in storage is said to be word-aligned if its address is an integral multiple of 4.
Some instructions require their storage operands to have certain alignments. In addition, alignment may affect performance. For single-register Storage Access instructions, and for quadword Load and Store instructions, the best performance is obtained when storage operands are aligned. Additional effects of data place-
ment on performance are described in Chapter 2 of Book II.

When a storage operand of length N bytes starting at effective address EA is copied between storage and a register that is R bytes long (i.e., the register contains bytes numbered from 0 , most significant, through R-1, least significant), the bytes of the operand are placed into the register or into storage in a manner that depends on the byte ordering for the storage access as shown in Figure 25, unless otherwise specified in the instruction description.

| Big-Endian Byte Ordering |  |
| :---: | :---: |
| Load | Store |
| for $\mathrm{i}=0$ to $\mathrm{N}-1$ : | for $\mathrm{i}=0$ to $\mathrm{N}-1$ : |
| $R T_{(R-N)+i} \leftarrow \operatorname{MEM}(E A+i, 1)$ | $\mathrm{MEM}(\mathrm{EA}+\mathrm{i}, 1) \leftarrow(\mathrm{RS})_{(\mathrm{R}-\mathrm{N})+\mathrm{i}}$ |
| Little-Endian Byte Ordering |  |
| Load | Store |
| for $\mathrm{i}=0$ to $\mathrm{N}-1$ : | for $\mathrm{i}=0$ to $\mathrm{N}-1$ : |
| $R \mathrm{~T}_{(\mathrm{R}-1)-\mathrm{i}} \leftarrow \mathrm{MEM}(\mathrm{EA}+\mathrm{i}, 1)$ | MEM $(E A+i, 1) \leftarrow(R S)_{(R-1)-i}$ |

## Notes:

1. In this table, subscripts refer to bytes in a register rather than to bits as defined in Section 1.3.2.
2. This table does not apply to the Ivebx, Ivehx,

Ivewx, stvebx, stvehx, and stvewx instructions.
Figure 25. Storage operands and byte ordering

Figure 26 shows an example of a $C$ language structure s containing an assortment of scalars and one character string. The value assumed to be in each structure element is shown in hex in the $C$ comments; these values are used below to show how the bytes making up each structure element are mapped into storage. It is assumed that structure s is compiled for 32-bit mode or for a 32-bit implementation. (This affects the length of the pointer to c.)

C structure mapping rules permit the use of padding (skipped bytes) in order to align the scalars on desirable boundaries. Figures 27 and 28 show each scalar aligned at its natural boundary. This alignment introduces padding of four bytes between $\mathbf{a}$ and $\mathbf{b}$, one byte between $\mathbf{d}$ and $\mathbf{e}$, and two bytes between $\mathbf{e}$ and $\mathbf{f}$. The same amount of padding is present for both Big-Endian and Little-Endian mappings.
The Big-Endian mapping of structure $\mathbf{s}$ is shown in Figure 27. Addresses are shown in hex at the left of each doubleword, and in small figures below each byte. The contents of each byte, as indicated in the $C$ example in Figure 26, are shown in hex (as characters for the elements of the string).

The Little-Endian mapping of structure s is shown in Figure 28. Doublewords are shown laid out from right to left, which is the common way of showing storage maps for processors that implement only Little-Endian byte ordering.


Figure 26. C structure ' $s$ ', showing values of elements

00

08

10

18

20

| 11 | 12 | 13 | 14 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 |
| 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 |
| 08 | 09 | 0 A | 0 OB | 0 C | 0 D | 0 E | 0 F |
| 31 | 32 | 33 | 34 | ${ }^{\prime} \mathrm{A}^{\prime}$ | ${ }^{\prime} \mathrm{B}^{\prime}$ | ${ }^{\prime} \mathrm{C}^{\prime}$ |  |
|  | $\mathrm{D}^{\prime}$ |  |  |  |  |  |  |
| 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 |
| ${ }^{\prime} \mathrm{E}^{\prime}$ | ${ }^{\prime} \mathrm{F}^{\prime}$ | ${ }^{\prime} \mathrm{G}^{\prime}$ |  | 51 | 52 |  |  |
| 18 | 19 | 1 A | 1 B | 1 C | 1 D | 1 E | 1 F |
| 61 | 62 | 63 | 64 |  |  |  |  |
| 20 | 21 | 22 | 23 |  |  |  |  |


| 07 | 06 | 05 | 04 | $\begin{aligned} & 11 \\ & 03 \\ & \hline \end{aligned}$ | $\begin{gathered} 12 \\ 02 \\ \hline \end{gathered}$ | $\begin{gathered} 13 \\ 01 \\ \hline \end{gathered}$ | $14$ $00$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 |
| OF | OE | OD | 0 C | OB | OA | 09 | 08 |
| ' ${ }^{\text {' }}$ | 'C' | 'B' | ' ${ }^{\prime}$ ' | 31 | 32 | 33 | 34 |
| 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 |
|  |  |  | 52 |  | 'G' | ' $\mathrm{F}^{\prime}$ | ' $\mathrm{E}^{\prime}$ |
| 1F | 1 E | 1D | 1 C | 1 B | 1A | 19 | 18 |
|  |  |  |  | 61 | 62 | 63 | 64 |
|  |  |  |  | 23 | 22 | 21 | 20 |

Figure 28. Little-Endian mapping of structure ' $s$ '
Figure 27. Big-Endian mapping of structure ' $s$ '

### 1.10.2 Instruction Fetches

Instructions are always four bytes long and word-aligned (except for VLE instructions; see Book VLE).

When an instruction starting at effective address EA is fetched from storage, the relative order of the bytes within the instruction depend on the byte ordering for the storage access as shown in Figure 29.

## Big-Endian Byte Ordering

$$
\begin{aligned}
& \text { for } \mathrm{i}=0 \text { to } 3 \text { : } \\
& \text { inst }_{\mathrm{i}} \leftarrow M E M(E A+\mathrm{i}, 1)
\end{aligned}
$$

## Little-Endian Byte Ordering

for $\mathrm{i}=0$ to 3 :
inst $_{3-\mathrm{i}} \leftarrow \operatorname{MEM}(E A+i, 1)$
Note: In this table, subscripts refer to bytes of the instruction rather than to bits as defined in Section 1.3.2.

Figure 29. Instructions and byte ordering
Figure 30 shows an example of a small assembly language program $\mathbf{p}$.

| loop: |  |  |
| :--- | :--- | :--- |
|  | cmplwi | r5,0 |
|  | beq | done |
|  | lwzux | $r 4, r 5, r 6$ |
|  | add | $\mathrm{r} 7, \mathrm{r} 7, \mathrm{r} 4$ |
|  | subi | $\mathrm{r} 5, \mathrm{r} 5,4$ |
|  | b | loop |
| done: |  |  |
|  | stw | $r 7$, total |

Figure 30. Assembly language program ' $p$ '
The Big-Endian mapping of program $\mathbf{p}$ is shown in Figure 31 (assuming the program starts at address 0 ).

| 00 | loop: cmplwi r5,0 |  |  |  | beq done |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 |
| 08 | lwzux r4,r5,r6 |  |  |  | add r7,r7,r4 |  |  |  |
|  | 08 | 09 | OA | OB | OC | OD | OE | OF |
| 10 | subi r5,r5,4 |  |  |  | b loop |  |  |  |
|  | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 |
| 18 | done: stw r7,total |  |  |  |  |  |  |  |
|  | 18 | 19 | 1A | 1B | 1 C | 1D | 1E | 1 F |

Figure 31. Big-Endian mapping of program ' $p$ '
The Little-Endian mapping of program $\mathbf{p}$ is shown in Figure 32.


Figure 32. Little-Endian mapping of program ' $p$ '

The terms Big-Endian and Little-Endian come from Part I, Chapter 4, of Jonathan Swift's Gulliver's Travels. Here is the complete passage, from the edition printed in 1734 by George Faulkner in Dublin.
... our Histories of six Thousand Moons make no Mention of any other Regions, than the two great Empires of Lilliput and Blefuscu. Which two mighty Powers have, as I was going to tell you, been engaged in a most obstinate War for six and thirty Moons past. It began upon the following Occasion. It is allowed on all Hands, that the primitive Way of breaking Eggs before we eat them, was upon the larger End: But his present Majesty's Grand-father, while he was a Boy, going to eat an Egg, and breaking it according to the ancient Practice, happened to cut one of his Fingers. Whereupon the Emperor his Father, published an Edict, commanding all his Subjects, upon great Penalties, to break the smaller End of their Eggs. The People so highly resented this Law, that our Histories tell us, there have been six Rebellions raised on that Account; wherein one Emperor lost his Life, and another his Crown. These civil Commotions were constantly fomented by the Monarchs of Blefuscu; and when they were quelled, the Exiles always fled for Refuge to that Empire. It is computed that eleven Thousand Persons have, at several Times, suffered Death, rather than submit to break their Eggs at the smaller End. Many hundred large Volumes have been published upon this Controversy: But the Books of the Big-Endians have been long
forbidden, and the whole Party rendered incapable by Law of holding Employments. During the Course of these Troubles, the Emperors of Blefuscu did frequently expostulate by their Ambassadors, accusing us of making a Schism in Religion, by offending against a fundamental Doctrine of our great Prophet Lustrog, in the fifty-fourth Chapter of the Brundrecal, (which is their Alcoran.) This, however, is thought to be a mere Strain upon the text: For the Words are these; That all true Believers shall break their Eggs at the convenient End: and which is the convenient End, seems, in my humble Opinion, to be left to every Man's Conscience, or at least in the Power of the chief Magistrate to determine. Now the Big-Endian Exiles have found so much Credit in the Emperor of Blefuscu's Court; and so much private Assistance and Encouragement from their Party here at home, that a bloody War has been carried on between the two Empires for six and thirty Moons with various Success; during which Time we have lost Forty Capital Ships, and a much greater Number of smaller Vessels, together with thirty thousand of our best Seamen and Soldiers; and the Damage received by the Enemy is reckoned to be somewhat greater than ours. However, they have now equipped a numerous Fleet, and are just preparing to make a Descent upon us: and his Imperial Majesty, placing great Confidence in your Valour and Strength, hath commanded me to lay this Account of his Affairs before you.

### 1.10.3 Effective Address Calculation

An effective address is computed by the processor when executing a Storage Access or Branch instruction (or certain other instructions described in Book II, Book III, and Book VLE) when fetching the next sequential instruction, or when invoking a system error handler. The following provides an overview of this process. More detail is provided in the individual instruction descriptions.
Effective address calculations, for both data and instruction accesses, use 64-bit two's complement addition. All 64 bits of each address component participate in the calculation regardless of mode (32-bit or 64-bit). In this computation one operand is an address (which is by definition an unsigned number) and the second is a signed offset. Carries out of the most significant bit are ignored.

In 64-bit mode, the entire 64-bit result comprises the 64-bit effective address. The effective address arithmetic wraps around from the maximum address, $2^{64}-1$, to address 0 , except that if the current instruction is at effective address $2^{64}-4$ the effective address of the next sequential instruction is undefined.

In 32-bit mode, the low-order 32 bits of the 64-bit result, preceded by 320 bits, comprise the 64-bit effective address for the purpose of addressing storage. When an effective address is placed into a register by an instruction or event, the value placed into the high-order 32 bits of the register differs between the Server environment and the Embedded environment.
■ Server environment:

- Load with Update and Store with Update instructions set the high-order 32 bits of register RA to the high-order 32 bits of the 64-bit result.
- In all other cases (e.g., the Link Register when set by Branch instructions having LK=1, Special Purpose Registers when set to an effec-
tive address by invocation of a system error handler) the high-order 32 bits of the register are set to 0s except as described in the last sentence of this paragraph.
- Embedded environment:

The high-order 32 bits of the register are set to an undefined value.
As used to address storage, the effective address arithmetic appears to wrap around from the maximum address, $2^{32}-1$, to address 0 , except that if the current instruction is at effective address $2^{32}-4$ the effective address of the next sequential instruction is undefined.

The 64-bit current instruction address is not affected by a change from 32 -bit mode to 64 -bit mode, but is affected by a change from 64 -bit mode to 32 -bit mode. In the latter case, the high-order 32 bits are set to 0 . The same is true for the 64-bit next instruction address, except as described in the last item of the list below.

RA is a field in the instruction which specifies an address component in the computation of an effective address. A zero in the RA field indicates the absence of the corresponding address component. A value of zero is substituted for the absent component of the effective address computation. This substitution is shown in the instruction descriptions as (RA|0).
Effective addresses are computed as follows. In the descriptions below, it should be understood that "the contents of a GPR" refers to the entire 64-bit contents, independent of mode, but that in 32-bit mode only bits 32:63 of the 64-bit result of the computation are used to address storage.

- With X-form instructions, in computing the effective address of a data element, the contents of the GPR designated by RB (or the value zero for Iswi and stswi) are added to the contents of the GPR designated by RA or to zero if $R A=0$.
- With D-form instructions, the 16 -bit $D$ field is sign-extended to form a 64-bit address component. In computing the effective address of a data element, this address component is added to the contents of the GPR designated by RA or to zero if $R A=0$.
■ With DS-form instructions, the 14 -bit DS field is concatenated on the right with 0 bOO and sign-extended to form a 64-bit address component. In computing the effective address of a data element, this address component is added to the contents of the GPR designated by RA or to zero if $R A=0$.
- With I-form Branch instructions, the 24-bit LI field is concatenated on the right with $0 b 00$ and sign-extended to form a 64-bit address component. If $A A=0$, this address component is added to the address of the Branch instruction to form the effective address of the next instruction. If $A A=1$,
this address component is the effective address of the next instruction.
■ With B-form Branch instructions, the 14-bit BD field is concatenated on the right with 0 bOO and sign-extended to form a 64-bit address component. If $A A=0$, this address component is added to the address of the Branch instruction to form the effective address of the next instruction. If $A A=1$, this address component is the effective address of the next instruction.

■ With XL-form Branch instructions, bits 0:61 of the Link Register or the Count Register are concatenated on the right with 0 bOO to form the effective address of the next instruction.

- With sequential instruction fetching, the value 4 is added to the address of the current instruction to form the effective address of the next instruction, except that if the current instruction is at the maximum instruction effective address for the mode ( $2^{64}-4$ in 64 -bit mode, $2^{32}-4$ in 32 -bit mode) the effective address of the next sequential instruction is undefined. (There is one other exception to this rule; this exception involves changing between 32 -bit mode and 64 -bit mode and is described in Section 5.3.2 of Book III-S and Section 4.3.2 of Book III-E.)
If the size of the operand of a storage access instruction is more than one byte, the effective address for each byte after the first is computed by adding 1 to the effective address of the preceding byte.


## Chapter 2. Branch Processor

2.1 Branch Processor Overview ..... 25
2.2 Instruction Execution Order ..... 25
2.3 Branch Processor Registers ..... 26
2.3.1 Condition Register ..... 26
2.3.2 Link Register ..... 27
2.3.3 Count Register ..... 27
2.4 Branch Instructions ..... 27
2.5 Condition Register Instructions ..... 33
2.5.1 Condition Register Logical Instruc-
tions. ..... 33
2.5.2 Condition Register Field Instruction.34
2.6 System Call Instruction ..... 35

### 2.1 Branch Processor Overview

This chapter describes the registers and instructions that make up the Branch Processor facility.

### 2.2 Instruction Execution Order

In general, instructions appear to execute sequentially, in the order in which they appear in storage. The exceptions to this rule are listed below.

- Branch instructions for which the branch is taken cause execution to continue at the target address specified by the Branch instruction.
- Trap instructions for which the trap conditions are satisfied, and System Call instructions, cause the appropriate system handler to be invoked.
- Exceptions can cause the system error handler to be invoked, as described in Section 1.9, "Exceptions" on page 19.
- Returning from a system service program, system trap handler, or system error handler causes execution to continue at a specified address.
The model of program execution in which the processor appears to execute one instruction at a time, completing each instruction before beginning to execute the next instruction is called the "sequential execution model". In general, the processor obeys the sequential execution model. For the instructions and facilities defined in this Book, the only exceptions to this rule are the following.
- A floating-point exception occurs when the processor is running in one of the Imprecise floating-point exception modes (see Section 4.4). The instruction
that causes the exception need not complete before the next instruction begins execution, with respect to setting exception bits and (if the exception is enabled) invoking the system error handler.
- A Store instruction modifies one or more bytes in an area of storage that contains instructions that will subsequently be executed. Before an instruction in that area of storage is executed, software synchronization is required to ensure that the instructions executed are consistent with the results produced by the Store instruction.


## Programming Note

This software synchronization will generally be provided by system library programs (see Section 1.8 of Book II). Application programs should call the appropriate system library program before attempting to execute modified instructions.

### 2.3 Branch Processor Registers

### 2.3.1 Condition Register

The Condition Register (CR) is a 32-bit register which reflects the result of certain operations, and provides a mechanism for testing (and branching).

|  |
| ---: |
| 32 |

Figure 33. Condition Register
The bits in the Condition Register are grouped into eight 4-bit fields, named CR Field 0 (CRO), ..., CR Field 7 (CR7), which are set in one of the following ways.

■ Specified fields of the CR can be set by a move to the CR from a GPR (mtcrf, mtocrf).

- A specified field of the CR can be set by a move to the CR from another CR field (merf), from XER $_{32: 35}$ (mcrxr), or from the FPSCR (mcrfs).
- CR Field 0 can be set as the implicit result of a fixed-point instruction.
- CR Field 1 can be set as the implicit result of a floating-point instruction.
- CR Field 6 can be set as the implicit result of a vector instruction.
- A specified CR field can be set as the result of a Compare instruction.

Instructions are provided to perform logical operations on individual CR bits and to test individual CR bits.

For all fixed-point instructions in which Rc=1, and for addic., andi., and andis., the first three bits of CR Field 0 (bits $32: 34$ of the Condition Register) are set by signed comparison of the result to zero, and the fourth bit of CR Field 0 (bit 35 of the Condition Register) is copied from the SO field of the XER. "Result" here refers to the entire 64-bit value placed into the target register in 64-bit mode, and to bits 32:63 of the 64-bit value placed into the target register in 32 -bit mode.

```
if (64-bit mode)
    then \(\mathrm{M} \leftarrow 0\)
    else \(M \leftarrow 32\)
if (target_register) \({ }_{\mathrm{M}: 63}<0\) then \(\mathrm{c} \leftarrow 0 \mathrm{~b} 100\)
else if (target_register) \({ }_{\mathrm{M}: 63}>0\) then \(\mathrm{c} \leftarrow 0 \mathrm{~b} 010\)
else \(\quad c \leftarrow 0 \mathrm{~b} 001\)
\(\mathrm{CRO} \leftarrow \mathrm{C} \| \mathrm{XER}_{\mathrm{SO}}\)
```

If any portion of the result is undefined, then the value placed into the first three bits of CR Field 0 is undefined.

The bits of CR Field 0 are interpreted as follows.

Bit Description
$0 \quad$ Negative (LT)
The result is negative.
$1 \quad$ Positive (GT)
The result is positive.
2 Zero (EQ)
The result is zero.
Summary Overflow (SO)
This is a copy of the contents of XER SO at the completion of the instruction.

The stwcx. and stdcx. instructions (see Section 3.3.2, "Load and Reserve and Store Conditional Instructions", in Book II) also set CR Field 0.

For all floating-point instructions in which $\mathrm{Rc}=1, \mathrm{CR}$ Field 1 (bits 36:39 of the Condition Register) is set to the Floating-Point exception status, copied from bits 0:3 of the Floating-Point Status and Control Register. This occurs regardless of whether any exceptions are enabled, and regardless of whether the writing of the result is suppressed (see Section 4.4, "Floating-Point Exceptions" on page 102). These bits are interpreted as follows.

## Bit Description

$0 \quad$ Floating-Point Exception Summary (FX)
This is a copy of the contents of FPSCR FX at the completion of the instruction.

1 Floating-Point Enabled Exception Summary (FEX)
This is a copy of the contents of FPSCR FEX at the completion of the instruction.
$2 \quad$ Floating-Point Invalid Operation Exception Summary (VX)
This is a copy of the contents of FPSCR $_{V x}$ at the completion of the instruction.

Floating-Point Overflow Exception (OX)
This is a copy of the contents of $\mathrm{FPSCR}_{\mathrm{Ox}}$ at the completion of the instruction.

For Compare instructions, a specified CR field is set to reflect the result of the comparison. The bits of the specified CR field are interpreted as follows. A complete description of how the bits are set is given in the instruction descriptions in Section 3.3.9, "Fixed-Point Compare Instructions" on page 67, Section 4.6.7, "Floating-Point Compare Instructions" on page 129, and Section 6.3.9, "SPE Instruction Set" on page 208.

## Bit Description

0 Less Than, Floating-Point Less Than (LT, FL)
For fixed-point Compare instructions, (RA) < SI or (RB) (signed comparison) or (RA) $<^{u}$ UI or (RB) (unsigned comparison). For floatingpoint Compare instructions, (FRA) < (FRB).

1 Greater Than, Floating-Point Greater Than (GT, FG)
For fixed-point Compare instructions, (RA) > SI or (RB) (signed comparison) or (RA) $>^{\mathrm{u}} \mathrm{UI}$ or (RB) (unsigned comparison). For floatingpoint Compare instructions, (FRA) > (FRB).
2 Equal, Floating-Point Equal (EQ, FE) For fixed-point Compare instructions, (RA) = SI, UI, or (RB). For floating-point Compare instructions, $(F R A)=(F R B)$.

3 Summary Overflow, Floating-Point Unordered (SO,FU)
For fixed-point Compare instructions, this is a copy of the contents of XER ${ }_{\text {SO }}$ at the completion of the instruction. For floating-point Compare instructions, one or both of (FRA) and ( FRB ) is a NaN .

### 2.3.2 Link Register

The Link Register (LR) is a 64-bit register. It can be used to provide the branch target address for the Branch Conditional to Link Register instruction, and it holds the return address after Branch instructions for which LK=1.


Figure 34. Link Register

### 2.3.3 Count Register

The Count Register (CTR) is a 64-bit register. It can be used to hold a loop count that can be decremented during execution of Branch instructions that contain an appropriately coded BO field. If the value in the Count Register is 0 before being decremented, it is -1 afterward. The Count Register can also be used to provide the branch target address for the Branch Conditional to Count Register instruction.


Figure 35. Count Register

### 2.4 Branch Instructions

The sequence of instruction execution can be changed by the Branch instructions. Because all instructions are on word boundaries, bits 62 and 63 of the generated branch target address are ignored by the processor in performing the branch.

The Branch instructions compute the effective address (EA) of the target in one of the following four ways, as described in Section 1.10.3, "Effective Address Calculation" on page 23.

1. Adding a displacement to the address of the Branch instruction (Branch or Branch Conditional with $A A=0$ ).
2. Specifying an absolute address (Branch or Branch Conditional with $A A=1$ ).
3. Using the address contained in the Link Register (Branch Conditional to Link Register).
4. Using the address contained in the Count Register (Branch Conditional to Count Register).

In all four cases, in 32-bit mode the final step in the address computation is setting the high-order 32 bits of the target address to 0 .

For the first two methods, the target addresses can be computed sufficiently ahead of the Branch instruction that instructions can be prefetched along the target path. For the third and fourth methods, prefetching instructions along the target path is also possible provided the Link Register or the Count Register is loaded sufficiently ahead of the Branch instruction.

Branching can be conditional or unconditional, and the return address can optionally be provided. If the return address is to be provided ( $\mathrm{LK}=1$ ), the effective address of the instruction following the Branch instruction is placed into the Link Register after the branch target address has been computed; this is done regardless of whether the branch is taken.

For Branch Conditional instructions, the BO field specifies the conditions under which the branch is taken, as shown in Figure 36. In the figure, $\mathrm{M}=0$ in 64 -bit mode and $M=32$ in 32-bit mode.

| BO | Description |
| :---: | :---: |
| 0000z | Decrement the CTR, then branch if the decremented $\mathrm{CTR}_{\mathrm{M}: 63} \neq 0$ and $\mathrm{CR}_{\mathrm{BI}}=0$ |
| 0001z | Decrement the CTR, then branch if the decremented $\mathrm{CTR}_{\mathrm{M}: 63}=0$ and $\mathrm{CR}_{\mathrm{BI}}=0$ |
| 001at | Branch if $\mathrm{CR}_{\mathrm{BI}}=0$ |
| 0100z | Decrement the CTR, then branch if the decremented $\mathrm{CTR}_{\mathrm{M}: 63} \neq 0$ and $\mathrm{CR}_{\mathrm{BI}}=1$ |
| 0101z | Decrement the CTR, then branch if the decremented $\mathrm{CTR}_{\mathrm{M}: 63}=0$ and $\mathrm{CR}_{\mathrm{BI}}=1$ |
| 011at | Branch if $\mathrm{CR}_{\mathrm{BI}}=1$ |
| 1a00t | Decrement the CTR, then branch if the decremented $\mathrm{CTR}_{\mathrm{M}: 63} \neq 0$ |
| 1a01t | Decrement the CTR, then branch if the decremented CTR $_{\text {M:63 }}=0$ |
| 1z1zz | Branch always |
| Notes: |  |
| 1. " $z$ " denotes a bit that is ignored. |  |
| 2. The "a" and " t " bits are used as described below. |  |

Figure 36. BO field encodings
The " $a$ " and " t " bits of the BO field can be used by software to provide a hint about whether the branch is likely to be taken or is likely not to be taken, as shown in Figure 37.

| at | Hint |
| :--- | :--- |
| 00 | No hint is given |
| 01 | Reserved |
| 10 | The branch is very likely not to be taken |
| 11 | The branch is very likely to be taken |

Figure 37. "at" bit encodings

## Programming Note

Many implementations have dynamic mechanisms for predicting whether a branch will be taken. Because the dynamic prediction is likely to be very accurate, and is likely to be overridden by any hint provided by the "at" bits, the "at" bits should be set to $0 b 00$ unless the static prediction implied by at $=0 \mathrm{~b} 10$ or $\mathrm{at}=0 \mathrm{~b} 11$ is highly likely to be correct.

For Branch Conditional to Link Register and Branch Conditional to Count Register instructions, the BH field
provides a hint about the use of the instruction, as shown in Figure 38.

| BH | Hint |
| :--- | :--- | :--- |
| 00 | bcIr[I]:The instruction is a subroutine <br> return |
| 01 | bcctr[I]:The instruction is not a subroutine <br> return; the target address is likely to <br> be the same as the target address <br> used the preceding time the branch <br> was taken |
| The instruction is not a subroutine <br> return; the target address is likely to <br> be the same as the target address <br> used the preceding time the branch <br> was taken |  |
| 10 | bcctr[I]: Reserved |

Figure 38. BH field encodings

## Programming Note

The hint provided by the BH field is independent of the hint provided by the "at" bits (e.g., the BH field provides no indication of whether the branch is likely to be taken).

## Extended mnemonics for branches

Many extended mnemonics are provided so that Branch Conditional instructions can be coded with portions of the BO and BI fields as part of the mnemonic rather than as part of a numeric operand. Some of these are shown as examples with the Branch instructions. See Appendix D for additional extended mnemonics.

## Programming Note

The hints provided by the "at" bits and by the BH field do not affect the results of executing the instruction.
The "z" bits should be set to 0 , because they may be assigned a meaning in some future version of the architecture.

## Programming Note

Many implementations have dynamic mechanisms for predicting the target addresses of bclr[I] and bcctr[]] instructions. These mechanisms may cache return addresses (i.e., Link Register values set by Branch instructions for which LK=1 and for which the branch was taken) and recently used branch target addresses. To obtain the best performance across the widest range of implementations, the programmer should obey the following rules.

■ Use Branch instructions for which LK=1 only as subroutine calls (including function calls, etc.).

- Pair each subroutine call (i.e., each Branch instruction for which $\mathrm{LK}=1$ and the branch is taken) with a bclr instruction that returns from the subroutine and has $\mathrm{BH}=0 \mathrm{~b} 00$.
■ Do not use bclrl as a subroutine call. (Some implementations access the return address cache at most once per instruction; such implementations are likely to treat bcIrl as a subroutine return, and not as a subroutine call.)
■ For bcIr[]] and bcctr[I], use the appropriate value in the BH field.

The following are examples of programming conventions that obey these rules. In the examples, BH is assumed to contain 0b00 unless otherwise stated. In addition, the "at" bits are assumed to be coded appropriately.

Let A, B, and Glue be specific programs.

- Loop counts:

Keep them in the Count Register, and use a bc instruction ( $\mathrm{LK}=0$ ) to decrement the count and to branch back to the beginning of the loop if the decremented count is nonzero.

■ Computed goto's, case statements, etc.: Use the Count Register to hold the address to branch to, and use a bcctr instruction ( $L K=0$, and $\mathrm{BH}=0 \mathrm{~b} 11$ if appropriate) to branch to the selected address.

- Direct subroutine linkage:

Here $A$ calls $B$ and $B$ returns to $A$. The two branches should be as follows.

- A calls B: use a blor bclinstruction (LK=1).
- B returns to A: use a bclr instruction (LK=0) (the return address is in, or can be restored to, the Link Register).
- Indirect subroutine linkage:

Here A calls Glue, Glue calls B, and B returns to $A$ rather than to Glue. (Such a calling sequence is common in linkage code used when the subroutine that the programmer wants to call, here $B$, is in a different module from the caller; the Binder inserts "glue" code to mediate the branch.) The three branches should be as follows.

- A calls Glue: use a bl or bcl instruction ( $\mathrm{LK}=1$ ).
- Glue calls B: place the address of B into the Count Register, and use a bcctr instruction (LK=0).
- B returns to A: use a bclr instruction (LK=0) (the return address is in, or can be restored to, the Link Register).
- Function call:

Here A calls a function, the identity of which may vary from one instance of the call to another, instead of calling a specific program B. This case should be handled using the conventions of the preceding two bullets, depending on whether the call is direct or indirect, with the following differences.

- If the call is direct, place the address of the function into the Count Register, and use a bcctrl instruction (LK=1) instead of ablor bcl instruction.
- For the bcctr[I] instruction that branches to the function, use $\mathrm{BH}=0 \mathrm{~b} 11$ if appropriate.


## Compatibility Note

The bits corresponding to the current "a" and " t " bits, and to the current "z" bits except in the "branch always" BO encoding, had different meanings in versions of the architecture that precede Version 2.00.

The bit corresponding to the " t " bit was called the " $y$ " bit. The " $y$ " bit indicated whether to use the architected default prediction ( $\mathrm{y}=0$ ) or to use the complement of the default prediction $(y=1)$. The default prediction was defined as follows.

- If the instruction is $\boldsymbol{b c}[/ \Omega[a]$ with a negative value in the displacement field, the branch is taken. (This is the only case in which the prediction corresponding to the " $y$ " bit differs from the prediction corresponding to the "t" bit.)
- In all other cases (bc[I[a] with a nonnegative value in the displacement field, bcIr[]], or $\boldsymbol{b c c t r}[\mathrm{I}]$, the branch is not taken.
- The BO encodings that test both the Count Register and the Condition Register had a "y" bit in place of the current "z" bit. The meaning of the " $y$ " bit was as described in the preceding item.
■ The "a" bit was a "z" bit.
Because these bits have always been defined either to be ignored or to be treated as hints, a given program will produce the same result on any implementation regardless of the values of the bits. Also, because even the " $y$ " bit is ignored, in practice, by most processors that comply with versions of the architecture that precede Version 2.00, the performance of a given program on those processors will not be affected by the values of the bits.

| Branch |  | I-form |  |
| :---: | :---: | :---: | :---: |
| b | target_addr | ( $\mathrm{A} A=0 \mathrm{LK}=0$ ) |  |
| ba | target_addr | ( $\mathrm{AA}=1 \mathrm{LK}=0$ ) |  |
| bl | target_addr | ( $\mathrm{A} A=0 \mathrm{LK}=1$ ) |  |
| bla | target_addr | ( $A A=1 \mathrm{LK}=1$ ) |  |
| 18 |  | AA | LK |
| 0 | 6 | 30 | 31 |

```
if AA then NIA }\mp@subsup{\leftarrow}{iea}{}\operatorname{EXTS}(LI||Ob00
else NIA }\mp@subsup{\leftarrow}{iea}{CIA}+\operatorname{EXTS}(LI| 0b00
if LK then LR }\mp@subsup{\leftarrow}{iea}{\mathrm{ iea CIA + 4}
```

target_addr specifies the branch target address.
If $A A=0$ then the branch target address is the sum of $\mathrm{LI}|\mid 0 \mathrm{bOO}$ sign-extended and the address of this instruction, with the high-order 32 bits of the branch target address set to 0 in 32-bit mode.
If $A A=1$ then the branch target address is the value $\mathrm{LI}|\mid 0 \mathrm{ObO}$ sign-extended, with the high-order 32 bits of the branch target address set to 0 in 32-bit mode.

If $\mathrm{LK}=1$ then the effective address of the instruction following the Branch instruction is placed into the Link Register.

## Special Registers Altered:

LR
(if $\mathrm{LK}=1$ )

## Branch Conditional

## B-form

| bc | BO,BI,target_addr | $(\mathrm{AA}=0 \mathrm{LK}=0)$ |
| :--- | :--- | :--- |
| bca | BO,BI,target_addr | $(\mathrm{AA}=1 \mathrm{LK}=0)$ |
| bcl | BO,BI,target_addr | $(\mathrm{AA}=0 \mathrm{LK}=1)$ |
| bcla | BO,BI,target_addr | $(\mathrm{AA}=1 \mathrm{LK}=1)$ |


| 16 | BO | BI | BD |  | AA | LK |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 |  | 30 |
| 31 |  |  |  |  |  |  |

```
if (64-bit mode)
    then M \leftarrow 0
    else M }\leftarrow3
if }\neg\mp@subsup{\textrm{BO}}{2}{}\mathrm{ then CTR }\leftarrow\textrm{CTR - 1
ctr_ok \leftarrow BO 
cond_ok }\leftarrow\mp@subsup{\textrm{BO}}{0}{}|(\mp@subsup{\textrm{CR}}{\textrm{BI}+32}{}\equiv\mp@subsup{\textrm{BO}}{1}{}
if ctr_ok & cond_ok then
    if AA then NIA }\mp@subsup{\leftarrow}{iea}{}\operatorname{EXTS}(BD||0b00
    else NIA }\mp@subsup{\leftarrow}{iea}{CIA}+\operatorname{EXTS}(BD|| 0b00
if LK then LR }\mp@subsup{\leftarrow}{iea}{CIA + 4
```

$\mathrm{Bl}+32$ specifies the Condition Register bit to be tested. The BO field is used to resolve the branch as described in Figure 36. target_addr specifies the branch target address.

If $A A=0$ then the branch target address is the sum of $B D \| O b 00$ sign-extended and the address of this instruction, with the high-order 32 bits of the branch target address set to 0 in 32-bit mode.
If $A A=1$ then the branch target address is the value BD || $0 b 00$ sign-extended, with the high-order 32 bits of the branch target address set to 0 in 32-bit mode.

If $\mathrm{LK}=1$ then the effective address of the instruction following the Branch instruction is placed into the Link Register.

## Special Registers Altered:

| CTR | (if $\mathrm{BO}_{2}=0$ ) |
| :--- | ---: |
| LR | (if $\mathrm{LK}=1$ ) |

## Extended Mnemonics:

Examples of extended mnemonics for Branch Conditional:

| Extended: |  | Equivalent to: |  |
| :--- | :--- | :--- | ---: |
| blt | target | bc | 12,0, target |
| bne | cr2,target | bc | 4,10, target |
| bdnz | target | bc | 16,0, target |

## Branch Conditional to Link Register

 XL-form| bclr | $\mathrm{BO}, \mathrm{BI}, \mathrm{BH}$ | $(\mathrm{LK}=0)$ |
| :--- | :--- | :--- |
| bclrl | $\mathrm{BO}, \mathrm{BI}, \mathrm{BH}$ | $(\mathrm{LK}=1)$ |


| 19 | BO |  | BI | $\mathrm{I} / \mathrm{I}$ | BH |  | 16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | 11 | 16 | 19 | 21 |  |

```
if (64-bit mode)
    then M}\leftarrow
    else M \leftarrow 
if }\neg\mp@subsup{\textrm{BO}}{2}{}\mathrm{ then CTR }\leftarrow\textrm{CTR - 1
ctr_ok \leftarrow BO2 |((CTRM:63 # 0) \oplus BO
cond_ok \leftarrow BO | | (CR⿱Br_+32 \equiv B\mp@subsup{O}{1}{})
if ctr_ok & cond_ok then NIA }\mp@subsup{\leftarrow}{\mathrm{ iea }}{}\mp@subsup{LR}{0:61}{}|| 0b0
if LK then LR }\mp@subsup{\leftarrow}{iea}{CIA + 4
```

BI +32 specifies the Condition Register bit to be tested. The BO field is used to resolve the branch as described in Figure 36. The BH field is used as described in Figure 38. The branch target address is $\mathrm{LR}_{0: 61}| | 0 \mathrm{~b} 00$, with the high-order 32 bits of the branch target address set to 0 in 32 -bit mode.

If $\mathrm{LK}=1$ then the effective address of the instruction following the Branch instruction is placed into the Link Register.

## Special Registers Altered:

CTR
(if $\mathrm{BO}_{2}=0$ )
LR
(if $\mathrm{LK}=1$ )

## Extended Mnemonics:

Examples of extended mnemonics for Branch Conditional to Link Register:

| Extended: |  | Equivalent to: |  |
| :--- | :--- | :--- | :--- |
| bclr | 4,6 | bclr | $4,6,0$ |
| bltlr |  | bclr | $12,0,0$ |
| bnelr | cr2 | bclr | $4,10,0$ |
| bdnzlr |  | bclr | $16,0,0$ |

## Programming Note

bclr, bclrl, bcctr, and bcctrl each serve as both a basic and an extended mnemonic. The Assembler will recognize a bclr, bclrl, bcctr, or bcctrl mnemonic with three operands as the basic form, and a bclr, bclrl, bcctr, or bcctrl mnemonic with two operands as the extended form. In the extended form the BH operand is omitted and assumed to be Ob00.

## Branch Conditional to Count Register

 XL-form| bcctr | $\mathrm{BO}, \mathrm{BI}, \mathrm{BH}$ | $(\mathrm{LK}=0)$ |
| :--- | :--- | :--- |
| bcctrl | $\mathrm{BO}, \mathrm{BI}, \mathrm{BH}$ | $(\mathrm{LK}=1)$ |


| 19 | BO | BI | $\mathrm{I} / / \mathrm{l}$ | BH <br> 19 | 528 | LK |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 |  |  |

cond_ok $\leftarrow \mathrm{BO}_{0} \mid\left(\mathrm{CR}_{\mathrm{BI}+32} \equiv \mathrm{BO}_{1}\right)$
if cond_ok then NIA $\leftarrow_{\text {iea }} \mathrm{CTR}_{0: 61} \| 0 \mathrm{Ob} 00$
if LK then $\mathrm{LR} \leftarrow_{\text {iea }}$ CIA +4
$\mathrm{BI}+32$ specifies the Condition Register bit to be tested. The BO field is used to resolve the branch as described in Figure 36. The BH field is used as described in Figure 38. The branch target address is $\mathrm{CTR}_{0: 61}| | 0 b 00$, with the high-order 32 bits of the branch target address set to 0 in 32-bit mode.
If $\mathrm{LK}=1$ then the effective address of the instruction following the Branch instruction is placed into the Link Register.
If the "decrement and test CTR" option is specified $\left(\mathrm{BO}_{2}=0\right)$, the instruction form is invalid.
Special Registers Altered:

## LR

(if $\mathrm{LK}=1$ )

## Extended Mnemonics:

Examples of extended mnemonics for Branch Conditional to Count Register.

| Extended: |  | Equivalent to: |  |
| :--- | :--- | :--- | :---: |
| bcctr | 4,6 | bcctr |  |
| bltctr |  | bcctr |  |
| bnectr | cr2 | bcctr |  |
|  | $4,0,0$ |  |  |
|  |  |  |  |

### 2.5 Condition Register Instructions

### 2.5.1 Condition Register Logical Instructions

The Condition Register Logical instructions have preferred forms; see Section 1.8.1. In the preferred forms, the BT and BB fields satisfy the following rule.

- The bit specified by BT is in the same Condition Register field as the bit specified by BB.


## Extended mnemonics for Condition Register logical operations

A set of extended mnemonics is provided that allow additional Condition Register logical operations, beyond those provided by the basic Condition Register Logical instructions, to be coded easily. Some of these are shown as examples with the Condition Register Logical instructions. See Appendix D for additional extended mnemonics.
Condition Register AND
crand

| 19 | BT,BA,BB |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 6 |  | 11 | BA |  |

$\mathrm{CR}_{\mathrm{BT}+32} \leftarrow \mathrm{CR}_{\mathrm{BA}+32} \& \mathrm{CR}_{\mathrm{BB}+32}$
The bit in the Condition Register specified by BA +32 is ANDed with the bit in the Condition Register specified by $\mathrm{BB}+32$, and the result is placed into the bit in the Condition Register specified by BT+32.
Special Registers Altered:
$\mathrm{CR}_{\mathrm{BT}+32}$

Condition Register OR XL-form
cror BT,BA,BB

| 19 | BT | BA | BB | 449 |  | $/$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 |  | 11 | 16 | 21 |

$\mathrm{CR}_{\mathrm{BT}+32} \leftarrow \mathrm{CR}_{\mathrm{BA}+32} \mid \mathrm{CR}_{\mathrm{BB}+32}$
The bit in the Condition Register specified by BA+32 is ORed with the bit in the Condition Register specified by $\mathrm{BB}+32$, and the result is placed into the bit in the Condition Register specified by BT+32.
Special Registers Altered:
$\mathrm{CR}_{\mathrm{BT}+32}$
Extended Mnemonics:
Example of extended mnemonics for Condition Register OR:

| Extended: | Equivalent to: |  |
| :--- | :--- | :--- |
| crmove $\mathrm{Bx}, \mathrm{By}$ | cror | $\mathrm{Bx}, \mathrm{By}, \mathrm{By}$ |

Condition Register NAND XL-form
crnand $\quad B T, B A, B B$

| 19 | BT | BA | BB |  | 225 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 |  |
| 31 |  |  |  |  |  |  |

$\mathrm{CR}_{\mathrm{BT}+32} \leftarrow \neg\left(\mathrm{CR}_{\mathrm{BA}+32} \& \mathrm{CR}_{\mathrm{BB}+32}\right)$
The bit in the Condition Register specified by BA+32 is ANDed with the bit in the Condition Register specified by BB+32, and the complemented result is placed into the bit in the Condition Register specified by BT+32.
Special Registers Altered:
$\mathrm{CR}_{\mathrm{BT}+32}$

Condition Register XOR XL-form
crxor BT,BA,BB

| 19 | BT | BA | BB |  | 193 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 |  |
| 31 |  |  |  |  |  |  |

$\mathrm{CR}_{\mathrm{BT}+32} \leftarrow \mathrm{CR}_{\mathrm{BA}+32} \oplus \mathrm{CR}_{\mathrm{BB}+32}$
The bit in the Condition Register specified by BA+32 is XORed with the bit in the Condition Register specified by $\mathrm{BB}+32$, and the result is placed into the bit in the Condition Register specified by BT+32.
Special Registers Altered:
$\mathrm{CR}_{\mathrm{BT}+32}$
Extended Mnemonics:
Example of extended mnemonics for Condition Register XOR:

$$
\begin{array}{lll}
\text { Extended: } & \text { Equivalent to: } \\
\text { crclr } & \mathrm{Bx} & \mathrm{crxor} \mathrm{Bx}, \mathrm{Bx}, \mathrm{Bx}
\end{array}
$$

Condition Register NOR
crnor $\quad$ BL-form

| 19 | BT,BA,BB |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 6 |  | 11 | 16 | 31 |  |
| 31 |  |  |  |  |  |  |

$\mathrm{CR}_{\mathrm{BT}+32} \leftarrow \neg\left(\mathrm{CR}_{\mathrm{BA}+32} \mid \mathrm{CR}_{\mathrm{BB}+32}\right)$
The bit in the Condition Register specified by BA+32 is ORed with the bit in the Condition Register specified by $\mathrm{BB}+32$, and the complemented result is placed into the bit in the Condition Register specified by BT+32.

## Special Registers Altered:

$\mathrm{CR}_{\mathrm{BT}+32}$

## Extended Mnemonics:

Example of extended mnemonics for Condition Register NOR:

## Extended: crnot Bx,By <br> Equivalent to: <br> crnor Bx,By,By <br> Condition Register AND with Complement XL-form

```
crandc BT,BA,BB
```

| 19 | BT | BA | BB |  | 129 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 |  | 11 | 16 | 21 |  |
| 31 |  |  |  |  |  |  |  |

$\mathrm{CR}_{\mathrm{BT}+32} \leftarrow \mathrm{CR}_{\mathrm{BA}+32} \& \neg \mathrm{CR}_{\mathrm{BB}+32}$
The bit in the Condition Register specified by $\mathrm{BA}+32$ is ANDed with the complement of the bit in the Condition Register specified by $\mathrm{BB}+32$, and the result is placed into the bit in the Condition Register specified by BT+32.
Special Registers Altered:
$\mathrm{CR}_{\mathrm{BT}+32}$

Condition Register Equivalent
XL-form
creqv $\quad B T, B A, B B$

| 19 | BT | BA | BB | 289 |  | $/$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 |  |
| 31 |  |  |  |  |  |  |

$$
\mathrm{CR}_{\mathrm{BT}+32} \leftarrow \mathrm{CR}_{\mathrm{BA}+32} \equiv \mathrm{CR}_{\mathrm{BB}+32}
$$

The bit in the Condition Register specified by BA+32 is XORed with the bit in the Condition Register specified by $\mathrm{BB}+32$, and the complemented result is placed into the bit in the Condition Register specified by BT +32 .

## Special Registers Altered:

$$
\mathrm{CR}_{\mathrm{BT}+32}
$$

## Extended Mnemonics:

Example of extended mnemonics for Condition Register Equivalent:
$\begin{array}{ll}\text { Extended: } & \text { Equivalent to: } \\ \text { crset } B x & \text { creqv } B x, B x, B x\end{array}$

## Condition Register OR with Complement XL-form

crorc $\quad B T, B A, B B$

| 19 |  | BT | BA | BB |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 |

$\mathrm{CR}_{\mathrm{BT}+32} \leftarrow \mathrm{CR}_{\mathrm{BA}+32} \mid \neg \mathrm{CR}_{\mathrm{BB}+32}$
The bit in the Condition Register specified by BA+32 is ORed with the complement of the bit in the Condition Register specified by $\mathrm{BB}+32$, and the result is placed into the bit in the Condition Register specified by BT+32.
Special Registers Altered:
$\mathrm{CR}_{\mathrm{BT}+32}$

### 2.5.2 Condition Register Field Instruction

## Move Condition Register Field

XL-form
morf BF,BFA

| 19 | BF | I/ | BFA | I/ | I/I |  | 0 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 9 | 11 | 14 | 16 | 21 |  |
| 31 |  |  |  |  |  |  |  |  |

[^8]The contents of Condition Register field BFA are copied to Condition Register field BF.
Special Registers Altered:
CR field BF

### 2.6 System Call Instruction

This instruction provides the means by which a program can call upon the system to perform a service.

## System Call SC-form

sc LEV

| 17 | I/I | $1 / /$ | I/ | LEV | I/ | 1 | $/$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 |  | 11 | 16 | 20 | 27 | 30 |
| 1 |  |  |  |  |  |  |  |  |

This instruction calls the system to perform a service. A complete description of this instruction can be found in Book III.

The use of the LEV field is described in Book III. The LEV values greater than 1 are reserved, and bits $0: 5$ of the LEV field (instruction bits 20:25) are treated as a reserved field.

When control is returned to the program that executed the System Call instruction, the contents of the registers will depend on the register conventions used by the program providing the system service.

This instruction is context synchronizing (see Book III).

## Special Registers Altered:

Dependent on the system service

## Programming Note

sc serves as both a basic and an extended mnemonic. The Assembler will recognize an sc mnemonic with one operand as the basic form, and an sc mnemonic with no operand as the extended form. In the extended form the LEV operand is omitted and assumed to be 0 .

In application programs the value of the LEV operand for $\boldsymbol{s c}$ should be 0 .

## Chapter 3. Fixed-Point Processor

3.1 Fixed-Point Processor Overview. . . 37
3.2 Fixed-Point Processor Registers . . 38
3.2.1 General Purpose Registers . . . . . 38
3.2.2 Fixed-Point Exception Register . . 38
3.2.3 Program Priority Register [Category: Server]39

3.2.4 Software Use SPRs [Category:
Embedded] ..... 39
3.2.5 Device Control Registers[Category: Embedded]39
3.3 Fixed-Point Processor Instructions . 403.3.1 Fixed-Point Storage Access Instruc-tions40
3.3.1.1 Storage Access Exceptions ..... 40
3.3.2 Fixed-Point Load Instructions ..... 40
3.3.2.1 64-bit Fixed-Point Load Instruc- tions [Category: 64-Bit] ..... 45
3.3.3 Fixed-Point Store Instructions ..... 47
3.3.3.1 64-bit Fixed-Point Store Instruc- tions [Category: 64-Bit] ..... 50
3.3.4 Fixed-Point Load and Store with ByteReversal Instructions. . . . . . . . . . . . . . . 513.3.5 Fixed-Point Load and Store MultipleInstructions52
3.3.6 Fixed-Point Move Assist Instructions
[Category: Move Assist] ..... 54

3.3.7 Other Fixed-Point Instructions . . . 57
3.3.8 Fixed-Point Arithmetic Instructions 58
3.3.8.1 64-bit Fixed-Point Arithmetic Instructions [Category: 64-Bit]65
3.3.9 Fixed-Point Compare Instructions 67
3.3.10 Fixed-Point Trap Instructions . . . 69
3.3.10.1 64-bit Fixed-Point Trap Instruc-
tions [Category: 64-Bit] . . . . . . . . . . . 70
3.3.11 Fixed-Point Select [Category: Base.Phased-In]70
3.3.12 Fixed-Point Logical Instructions . ..... 71
3.3.12.1 64-bit Fixed-Point Logical Instruc-tions [Category: 64-Bit]76
3.3.12.2 Phased-In Fixed-Point Logical Instructions [Category: Base.Phased-In] 76
3.3.13 Fixed-Point Rotate and Shift Instructions . . . . . . . . . . . . . . . . . . . . . . 77
3.3.13.1 Fixed-Point Rotate Instructions 77
3.3.13.1.1 64-bit Fixed-Point Rotate Instructions [Category: 64-Bit] . . . . . . . . 79
3.3.13.2 Fixed-Point Shift Instructions. . 83
3.3.13.2.1 64-bit Fixed-Point Shift Instructions [Category: 64-Bit] . . . . . . . . . . . . . 85
3.3.14 Move To/From System Register
Instructions . . . . . . . . . . . . . . . . . . . 86
3.3.14.1 Move To/From System Registers
[Category: Embedded]. . . . . . . . . . . . . . 91

### 3.1 Fixed-Point Processor Overview

This chapter describes the registers and instructions that make up the Fixed-Point Processor facility.

### 3.2 Fixed-Point Processor Registers

### 3.2.1 General Purpose Registers

All manipulation of information is done in registers internal to the Fixed-Point Processor. The principal storage internal to the Fixed-Point Processor is a set of 32 General Purpose Registers (GPRs). See Figure 39.

| GPR 0 |  |
| :---: | :---: |
| GPR 1 |  |
| $\cdots$ |  |
| $\cdots$ |  |
| GPR 30 |  |
| GPR 31 |  |
| 0 |  |

Figure 39. General Purpose Registers
Each GPR is a 64-bit register.

### 3.2.2 Fixed-Point Exception Register

The Fixed-Point Exception Register (XER) is a 64-bit register.


## Figure 40. Fixed-Point Exception Register

The bit definitions for the Fixed-Point Exception Register are shown below. Here $M=0$ in 64 -bit mode and $\mathrm{M}=32$ in 32-bit mode.

The bits are set based on the operation of an instruction considered as a whole, not on intermediate results (e.g., the Subtract From Carrying instruction, the result of which is specified as the sum of three values, sets bits in the Fixed-Point Exception Register based on the entire operation, not on an intermediate sum).

## Bit(s Description

## 0:31 Reserved

32 Summary Overflow (SO)
The Summary Overflow bit is set to 1 whenever an instruction (except mtspr) sets the Overflow bit. Once set, the SO bit remains set until it is cleared by an mtspr instruction (specifying the XER) or an mcrxr instruction. It is not altered by Compare instructions, nor by other instructions (except mtspr to the XER, and mcrxr) that cannot overflow. Executing an mtspr instruction to the XER, supplying the values 0 for SO and 1 for OV ,
causes SO to be set to 0 and OV to be set to 1.

57:63 This field specifies the number of bytes to be transferred by a Load String Indexed or Store String Indexed instruction.
[Category: Legacy Move Assist]
This field is used as a target by dmlzb to indicate the byte location of the leftmost zero byte found.

### 3.2.3 Program Priority Register [Category: Server]

The Program Priority Register (PPR) is a 64-bit register that controls the program's priority. The layout of the PPR is shown in Figure 41.


Figure 41. Program Priority Register

## Programming Note

By setting the PRI field, a programmer may be able to improve system throughput by causing system resources to be used more efficiently.
E.g., if a program is waiting on a lock (see Section B. 2 of Book II), it could set low priority, with the result that more processor resources would be diverted to the program that holds the lock. This diversion of resources may enable the lock-holding program to complete the operation under the lock more quickly, and then relinquish the lock to the waiting program.

## Programming Note

or $R x, R x, R x$ can be used to modify the PRI field; see Section 3.3.14.

## Programming Note

When the system error handler is invoked, the PRI field may be set to an undefined value.

### 3.2.4 Software Use SPRs [Category: Embedded]

Software Use SPRs are 64-bit registers that have no defined functionality. SPRG4-7 can be read by applica-
tion programs. Additional Software Use SPRs are defined in Book III.

|  | SPRG4 |
| :--- | :--- |
| SPRG5 |  |
| SPRG6 |  |
| 0 | SPRG7 |

Figure 42. Software-use SPRs
The VRSAVE is a 32-bit register that also can be used as a software use SPR. VRSAVE is also defined as part of Category: Embedded and Vector (see Section 5.3.3)

## Programming Note

USPRG0 was made a 32-bit register and renamed to VRSAVE; see Section 5.3.3

### 3.2.5 Device Control Registers [Category: Embedded]

Device Control Registers (DCRs) are on-chip registers that exist architecturally outside the processor and thus are not actually part of the processor architecture. This specification simply defines the existence of a Device Control Register 'address space' and the instructions to access them and does not define the Device Control Registers themselves.

Device Control Registers may control the use of on-chip peripherals, such as memory controllers (the definition of specific Device Control Registers is imple-mentation-dependent).

The contents of user-mode-accessible Device Control Registers can be read using mfdcrux and written using mtdcrux.

### 3.3 Fixed-Point Processor Instructions

### 3.3.1 Fixed-Point Storage Access Instructions

The Storage Access instructions compute the effective address (EA) of the storage to be accessed as described in Section 1.10.3 on page 23.

## Programming Note

The la extended mnemonic permits computing an effective address as a Load or Store instruction would, but loads the address itself into a GPR rather than loading the value that is in storage at that address.

## Programming Note

The DS field in DS-form Storage Access instructions is a word offset, not a byte offset like the D field in D-form Storage Access instructions. However, for programming convenience, Assemblers should support the specification of byte offsets for both forms of instruction.

### 3.3.1.1 Storage Access Exceptions

Storage accesses will cause the system data storage error handler to be invoked if the program is not allowed to modify the target storage (Store only), or if the program attempts to access storage that is unavailable.

### 3.3.2 Fixed-Point Load Instructions

The byte, halfword, word, or doubleword in storage addressed by EA is loaded into register RT.
Many of the Load instructions have an "update" form, in which register RA is updated with the effective address. For these forms, if $R A \neq 0$ and $R A \neq R T$, the effective address is placed into register RA and the storage element (byte, halfword, word, or doubleword) addressed by EA is loaded into RT.

## Programming Note

In some implementations, the Load Algebraic and Load with Update instructions may have greater latency than other types of Load instructions. Moreover, Load with Update instructions may take longer to execute in some implementations than the corresponding pair of a non-update Load instruction and an Add instruction.

```
Load Byte and Zero
lbz RT,D(RA)
\begin{tabular}{|c|c|c|cc|}
\hline 34 & RT & RA & 16 & D \\
\hline
\end{tabular}
```

```
if RA=0 then b}\leftarrow
```

if RA=0 then b}\leftarrow
else b b \& (RA)
else b b \& (RA)
EA \leftarrow b + EXTS (D)
EA \leftarrow b + EXTS (D)
RT}\leftarrow\mp@subsup{}{}{560}|| MEM(EA, 1
RT}\leftarrow\mp@subsup{}{}{560}|| MEM(EA, 1
Let the effective address (EA) be the sum (RA|0)+ $D$. The byte in storage addressed by EA is loaded into $R T_{56: 63}$. $\mathrm{T}_{0: 55}$ are set to 0 .
Special Registers Altered:
None

```

\section*{Load Byte and Zero with Update D-form}
Ibzu RT,D(RA)
\begin{tabular}{|l|l|l|lll|}
\hline 35 & RT & RA & & D & 31 \\
\hline
\end{tabular}
```

EA \leftarrow (RA) + EXTS (D)
RT}\leftarrow\mp@subsup{}{}{56}0|| MEM(EA, 1
RA}\leftarrow\textrm{EA

```

Let the effective address (EA) be the sum (RA)+ D. The byte in storage addressed by EA is loaded into \(\mathrm{RT}_{56: 63}\). \(R T_{0: 55}\) are set to 0.

EA is placed into register RA.
If \(R A=0\) or \(R A=R T\), the instruction form is invalid.
Special Registers Altered:
None
Load Byte and Zero Indexed X-form
lbzx RT,RA,RB
\begin{tabular}{|c|c|c|c|c|c|}
\hline 31 & RT & RA & RB & \multicolumn{2}{|c|}{87} \\
\hline 0 & & 6 & 11 & 16 & 21 \\
\hline
\end{tabular}
```

if RA = 0 then b }\leftarrow
else b
EA \leftarrow b + (RB)
RT}\leftarrow\mp@subsup{}{}{56}0|| MEM(EA, 1

```

Let the effective address (EA) be the sum (RA|0)+ (RB). The byte in storage addressed by EA is loaded into \(\mathrm{RT}_{56: 63} \cdot \mathrm{RT}_{0: 55}\) are set to 0 .
Special Registers Altered:
None

\section*{Load Byte and Zero with Update Indexed \\ X-form}

Ibzux RT,RA,RB
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & RT & RA & RB & & 119 & 1 \\
\hline 0 & & 6 & 11 & 16 & 21 & \\
31 \\
\hline
\end{tabular}
```

EA \leftarrow (RA) + (RB)
RT}\leftarrow\mp@subsup{}{}{56}0|||MEM(EA, 1
RA}\leftarrow\textrm{EA

```

Let the effective address (EA) be the sum (RA)+ (RB). The byte in storage addressed by EA is loaded into \(R T_{56: 63} . \mathrm{RT}_{0: 55}\) are set to 0 .
\(E A\) is placed into register RA.
If \(R A=0\) or \(R A=R T\), the instruction form is invalid.
Special Registers Altered:
None

If \(R A=0\) or \(R A=R T\), the instruction form is invalid.
Special Registers Altered:
None

\section*{Load Halfword and Zero}
lhz
RT,D(RA)
\begin{tabular}{|l|l|l|lll|}
\hline 40 & RT & RA & & D & 31 \\
\hline 0 & & 6 & 11 & 16 & \\
\hline
\end{tabular}
```

```
if RA = 0 then b }\leftarrow
```

```
if RA = 0 then b }\leftarrow
else b
else b
EA\leftarrowb}+\operatorname{EXTS}(\textrm{D}
EA\leftarrowb}+\operatorname{EXTS}(\textrm{D}
RT \leftarrow 480 || MEM (EA, 2)
```

```
RT \leftarrow 480 || MEM (EA, 2)
```

```

Let the effective address (EA) be the sum (RA|0)+ D. The halfword in storage addressed by EA is loaded into \(R T_{48: 63} . \mathrm{RT}_{0: 47}\) are set to 0 .
Special Registers Altered:
None

Load Halfword and Zero with Update
Ihzu \(\mathrm{RT}, \mathrm{D}(\mathrm{RA})\)
\begin{tabular}{|l|l|l|lll|}
\hline 41 & RT & RA & & D & 31 \\
0 & 6 & 11 & 16 & & 31
\end{tabular}
```

```
EA \leftarrow (RA) + EXTS (D)
```

```
EA \leftarrow (RA) + EXTS (D)
RT}\leftarrow\mp@subsup{}{}{48}0||MEM(EA, 2
RT}\leftarrow\mp@subsup{}{}{48}0||MEM(EA, 2
RA}\leftarrow\textrm{EA
```

```
RA}\leftarrow\textrm{EA
```

```

Let the effective address (EA) be the sum (RA)+ D. The
Let the effective address (EA) be the sum (RA)+ D . The
halfword in storage addressed by EA is loaded into \(R T_{48: 63} . \mathrm{RT}_{0: 47}\) are set to 0 .
\(E A\) is placed into register RA.
D-form

31

\section*{D-form}

\section*{Load Halfword and Zero Indexed X-form} Ihzx RT,RA,RB
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & RT & RA & RB & & 279 & 1 \\
0 & & 6 & 11 & 16 & 21 & \\
31 \\
\hline
\end{tabular}
```

if RA = 0 then b \leftarrow
else b
EA}\leftarrow\textrm{b}+(\textrm{RB}
RT \leftarrow 480 || MEM (EA, 2)

```

Let the effective address (EA) be the sum (RA|0)+ (RB). The halfword in storage addressed by \(E A\) is loaded into \(R T_{48: 63} . R T_{0: 47}\) are set to 0 .

\section*{Special Registers Altered:} None

\section*{Load Halfword and Zero with Update} Indexed \(X\)-form Ihzux RT,RA,RB
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & RT & RA & RB & & 311 & \(/\) \\
0 & & 6 & 11 & 16 & 21 & \\
31 \\
\hline
\end{tabular}
```

EA \leftarrow (RA) + (RB)
RT}\leftarrow\mp@subsup{}{}{48}0||\operatorname{MEM}(EA,2
RA}\leftarrow\textrm{EA

```

Let the effective address (EA) be the sum (RA)+ (RB). The halfword in storage addressed by EA is loaded into \(R T_{48: 63} . \mathrm{RT}_{0: 47}\) are set to 0 .
\(E A\) is placed into register RA.
If \(R A=0\) or \(R A=R T\), the instruction form is invalid.
Special Registers Altered:
None

\section*{Load Halfword Algebraic \\ Iha \(\quad R T, D(R A)\) \\ ```
if RA = 0 then b }\leftarrow \\ else b b (RA) \\ EA}\leftarrow\textrm{b}+\operatorname{EXTS}(\textrm{D} \\ RT \leftarrow EXTS (MEM(EA, 2))
```}

D-form
\begin{tabular}{|l|l|l|c|lll|}
\hline 42 & RT & RA & & D & 31 \\
\hline 0 & 6 & 11 & 16 & & \\
\hline
\end{tabular}

Let the effective address (EA) be the sum (RA|0)+ \(D\).
The halfword in storage addressed by EA is loaded into \(R T_{48: 63} . \mathrm{RT}_{0: 47}\) are filled with a copy of bit 0 of the loaded halfword.

Special Registers Altered:
None

\section*{Load Halfword Algebraic with Update} D-form

\section*{Ihau RT,D(RA)}
\begin{tabular}{|l|l|l|lll|}
\hline 43 & RT & RA & & D & 31 \\
\hline
\end{tabular}
```

EA \leftarrow(RA) + EXTS (D)
RT}\leftarrow\operatorname{EXTS}(MEM(EA, 2)
RA}\leftarrow\textrm{EA

```

Let the effective address (EA) be the sum (RA)+ D. The halfword in storage addressed by EA is loaded into \(R T_{48: 63} . R T_{0: 47}\) are filled with a copy of bit 0 of the loaded halfword.

EA is placed into register RA.
If \(R A=0\) or \(R A=R T\), the instruction form is invalid.
Special Registers Altered:
None

Load Halfword Algebraic Indexed X-form
Ihax RT,RA,RB
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & RT & RA & RB & & 343 & 1 \\
\hline 0 & & 6 & 11 & 16 & 21 & \\
\hline
\end{tabular}
```

if RA = 0 then b }\leftarrow
else b
EA}\leftarrow\textrm{b}+(\textrm{RB}
RT \leftarrow EXTS (MEM(EA, 2))

```

Let the effective address (EA) be the sum (RA|0)+ (RB). The halfword in storage addressed by EA is loaded into \(\mathrm{RT}_{48: 63} . \mathrm{RT}_{0: 47}\) are filled with a copy of bit 0 of the loaded halfword.

Special Registers Altered:
None

Load Halfword Algebraic with Update Indexed X-form

Ihaux RT,RA,RB
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & RT & RA & RB & & 375 & 1 \\
0 & & 6 & 11 & & & \\
\hline
\end{tabular}
```

EA}\leftarrow(\textrm{RA})+(\textrm{RB}
RT \leftarrow EXTS (MEM(EA, 2))
RA}\leftarrow\textrm{EA

```

Let the effective address (EA) be the sum (RA)+ (RB). The halfword in storage addressed by EA is loaded into \(R T_{48: 63} . \mathrm{RT}_{0: 47}\) are filled with a copy of bit 0 of the loaded halfword.

EA is placed into register RA.
If \(R A=0\) or \(R A=R T\), the instruction form is invalid.

\section*{Special Registers Altered:}

None

\section*{Load Word and Zero}

D-form
Iwz RT,D(RA)
\begin{tabular}{|l|l|l|lll|}
\hline 32 & RT & RA & & D & 31 \\
\hline 0 & & 6 & 11 & 16 & \\
\hline
\end{tabular}
```

if RA = 0 then b }\leftarrow
else b
EA\leftarrowb}+\operatorname{EXTS}(\textrm{D}
RT \leftarrow 320 || MEM(EA, 4)

```

Let the effective address (EA) be the sum (RA|0)+ D. The word in storage addressed by EA is loaded into \(R T_{32: 63} . ~ R T_{0: 31}\) are set to 0 .

\section*{Special Registers Altered:}

None

\section*{Load Word and Zero with Update D-form}

Iwzu RT,D(RA)
\begin{tabular}{|l|l|l|l|l|}
\hline 33 & RT & RA & & D \\
\hline 0 & & 6 & 11 & 16
\end{tabular}
```

EA}\leftarrow(RA)+\operatorname{EXTS}(D
RT}\leftarrow\mp@subsup{}{}{32}0||\mathrm{ MEM(EA, 4)
RA}\leftarrow\textrm{EA

```

Let the effective address (EA) be the sum (RA)+D. The word in storage addressed by EA is loaded into \(R T_{32: 63} . \mathrm{RT}_{0: 31}\) are set to 0 .
\(E A\) is placed into register RA.
If \(R A=0\) or \(R A=R T\), the instruction form is invalid.

\section*{Special Registers Altered:}

None

Load Word and Zero Indexed X-form
Iwzx RT,RA,RB
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & RT & RA & RB & \multicolumn{2}{|c|}{23} & 1 \\
0 & & 6 & 11 & 16 & 21 & \\
31 \\
\hline
\end{tabular}
```

if RA = 0 then b \leftarrow }\leftarrow
else }\quad\textrm{b}\leftarrow(\textrm{RA}
EA}\leftarrow\textrm{b}+(\textrm{RB}
RT \leftarrow 320 || MEM(EA, 4)

```

Let the effective address (EA) be the sum (RA|O)+ (RB). The word in storage addressed by EA is loaded into \(R T_{32: 63} . R T_{0: 31}\) are set to 0 .

\section*{Special Registers Altered:} None

\section*{Load Word and Zero with Update Indexed X-form}

Iwzux RT,RA,RB
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & RT & RA & RB & & 55 & 1 \\
\hline 0 & & 6 & 11 & 16 & 21 & \\
31 \\
\hline
\end{tabular}
```

EA \leftarrow (RA) + (RB)
RT\leftarrow *20 || MEM(EA, 4)
RA}\leftarrowE

```

Let the effective address (EA) be the sum (RA)+ (RB). The word in storage addressed by EA is loaded into \(R T_{32: 63} . \mathrm{RT}_{0: 31}\) are set to 0 .
\(E A\) is placed into register RA.
If \(R A=0\) or \(R A=R T\), the instruction form is invalid.
Special Registers Altered:
None

\subsection*{3.3.2.1 64-bit Fixed-Point Load Instructions [Category: 64-Bit]}

\section*{Load Word Algebraic \\ DS-form \\ Iwa RT,DS(RA) \\ \begin{tabular}{|c|c|c|cc|c|}
\hline 58 & RT & RA & & DS & 2 \\
0 & & 6 & 11 & 16 & \\
\hline
\end{tabular}}
```

if RA = 0 then b }\leftarrow
else b \& (RA)
EA \leftarrow b + EXTS(DS || Ob00)
RT \leftarrow EXTS (MEM (EA, 4))

```

Let the effective address (EA) be the sum (RA|0)+ (DS||0b00). The word in storage addressed by \(E A\) is loaded into \(R T_{32: 63} . R T_{0: 31}\) are filled with a copy of bit 0 of the loaded word.

\section*{Special Registers Altered:}

None

Load Word Algebraic Indexed X-form
Iwax \begin{tabular}{l} 
RT,RA,RB \\
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & RT & RA & RB & & 341 & 1 \\
0 & & 6 & 11 & 16 & 21 & \\
31 \\
\hline
\end{tabular}
\end{tabular}\(.\)\begin{tabular}{l} 
In
\end{tabular}
```

if RA = 0 then b }\leftarrow
else b }\leftarrow(RA
EA \leftarrow b + (RB)
RT}\leftarrow\operatorname{EXTS}(\operatorname{MEM}(EA, 4)

```

Let the effective address (EA) be the sum (RA|0)+ (RB). The word in storage addressed by EA is loaded into \(R T_{32: 63} . R T_{0: 31}\) are filled with a copy of bit 0 of the loaded word.

Special Registers Altered:
None

Load Word Algebraic with Update Indexed
X-form
Iwaux RT,RA,RB
\begin{tabular}{|c|c|c|c|c|c|}
\hline 31 & RT & RA & RB & \multicolumn{2}{|c|}{373} \\
\hline 0 & & 6 & 11 & 16 & 21 \\
\hline
\end{tabular}
```

EA}\leftarrow(RA)+(RB
RT \leftarrow EXTS (MEM(EA, 4))
RA}\leftarrow\textrm{EA

```

Let the effective address (EA) be the sum (RA)+ (RB).
The word in storage addressed by EA is loaded into \(R T_{32: 63} . R T_{0: 31}\) are filled with a copy of bit 0 of the loaded word.

EA is placed into register RA.
If \(R A=0\) or \(R A=R T\), the instruction form is invalid.
Special Registers Altered:
None

\section*{Load Doubleword}
Id
\begin{tabular}{|c|c|c|cc|c|}
\hline 58 & RT,DS(RA) \\
\hline 0 & & 6 & 11 & 16 & RA \\
\hline
\end{tabular}
```

if RA = 0 then b }\leftarrow
else b
EA}\leftarrow\textrm{b}+\operatorname{EXTS}(\textrm{DS | |b00)
RT}\leftarrowMEM(EA, 8

```

Let the effective address (EA) be the sum (RA|0)+ (DS||0b00). The doubleword in storage addressed by EA is loaded into RT.
Special Registers Altered:
None
Load Doubleword with Update DS-form
Idu
\begin{tabular}{|l|c|c|c|c|c|}
\hline 58 & RT,DS(RA) \\
\hline 0 & 6 & RA & & DS & 11 \\
\hline
\end{tabular}
```

EA \leftarrow(RA) + EXTS (DS || 0b00)

```
\(R T \leftarrow \operatorname{MEM}(E A, 8)\)
\(\mathrm{RA} \leftarrow \mathrm{EA}\)

Let the effective address (EA) be the sum (RA)+ (DS\|Ob00). The doubleword in storage addressed by EA is loaded into RT.
EA is placed into register RA.
If \(R A=0\) or \(R A=R T\), the instruction form is invalid.

\section*{Special Registers Altered:}

None

Load Doubleword Indexed X-form
Idx RT,RA,RB
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & RT & RA & RB & & 21 & 1 \\
0 & & 6 & 11 & 16 & 21 & \\
\hline
\end{tabular}
```

if RA = 0 then b \leftarrow }\leftarrow
else }\quad\textrm{b}\leftarrow(\textrm{RA}
EA}\leftarrow\textrm{b}+(\textrm{RB}
RT}\leftarrowMEM(EA, 8

```

Let the effective address (EA) be the sum (RA|O)+ (RB). The doubleword in storage addressed by EA is loaded into RT.

\section*{Special Registers Altered:} None

\section*{Load Doubleword with Update Indexed X-form}

Idux RT,RA,RB
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & RT & RA & RB & & 53 & 1 \\
0 & & 6 & 11 & 16 & 21 & \\
31 \\
\hline
\end{tabular}
```

EA \leftarrow(RA) + (RB)
RT}\leftarrowMEM(EA,8
RA}\leftarrowE

```

Let the effective address (EA) be the sum (RA)+ (RB). The doubleword in storage addressed by EA is loaded into RT.
\(E A\) is placed into register RA.
If \(R A=0\) or \(R A=R T\), the instruction form is invalid.
Special Registers Altered:
None

\subsection*{3.3.3 Fixed-Point Store Instructions}

The contents of register RS are stored into the byte, halfword, word, or doubleword in storage addressed by EA.

Many of the Store instructions have an "update" form, in which register RA is updated with the effective address. For these forms, the following rules apply.
- If \(R A \neq 0\), the effective address is placed into register RA.
- If \(R S=R A\), the contents of register RS are copied to the target storage element and then EA is placed into RA (RS).
Store Byte
stb
\begin{tabular}{|l|l|l|lll|}
\hline 38 & RS, D(RA) & & D-form \\
\hline 0 & 6 & 11 & 16 & RA & \\
\hline
\end{tabular}
```

if RA = 0 then b }\leftarrow
else b
EA}\leftarrow\textrm{b}+\operatorname{EXTS}(\textrm{D}
MEM(EA, 1) \leftarrow (RS) 56:63

```

Let the effective address (EA) be the sum (RA|0)+ \(D\). \((\mathrm{RS})_{56: 63}\) are stored into the byte in storage addressed by EA.

\section*{Special Registers Altered:}

None

\section*{Store Byte with Update \\ D-form \\ stbu \(\quad R S, D(R A)\) \\ \begin{tabular}{|l|l|l|lll|}
\hline 39 & RS & RA & & D & 31 \\
\hline 0 & & 6 & 11 & 16 & \\
\hline
\end{tabular}}
```

EA \leftarrow (RA) + EXTS (D)
MEM(EA, 1) \leftarrow (RS) 56:63
RA}\leftarrow\textrm{EA

```

Let the effective address (EA) be the sum (RA)+ D. \((\mathrm{RS})_{56: 63}\) are stored into the byte in storage addressed by EA.
\(E A\) is placed into register RA.
If \(R A=0\), the instruction form is invalid.
Special Registers Altered:
None
Store Byte Indexed
stbx
\begin{tabular}{|c|c|c|c|c|c|}
\hline 31 & RS, RA, RB \\
\hline 0 & 6 & & RS & RA & RB \\
\hline
\end{tabular}
```

if RA = 0 then b \& 0
else }\quad\textrm{b}\leftarrow(\textrm{RA
EA}\leftarrow\textrm{b}+(\textrm{RB}
MEM(EA, 1) \leftarrow(RS) 56:63

```

Let the effective address (EA) be the sum \((\mathrm{RA} \mid 0)+(\mathrm{RB}) .(R S)_{56: 63}\) are stored into the byte in storage addressed by EA.

\section*{Special Registers Altered:}

None

Store Byte with Update Indexed X-form
stbux RS,RA,RB
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & RS & RA & RB & & 247 & 1 \\
\hline 0 & & 6 & 11 & 16 & 21 & \\
\hline
\end{tabular}
```

EA}\leftarrow(\textrm{RA})+(\textrm{RB}
MEM(EA, 1) \leftarrow(RS) 56:63
RA}\leftarrow\textrm{EA

```

Let the effective address (EA) be the sum (RA)+ (RB). \((\mathrm{RS})_{56: 63}\) are stored into the byte in storage addressed by EA.

EA is placed into register RA.
If \(R A=0\), the instruction form is invalid.
Special Registers Altered:
None

\section*{Store Halfword}
sth \(\quad R S, D(R A)\)
\begin{tabular}{|l|l|l|lll|}
\hline 44 & RS & RA & & D & 31 \\
\hline 0 & 6 & 11 & 16 & & 3 \\
\hline
\end{tabular}
\[
31
\]
```

```
if RA = 0 then b }\leftarrow
```

```
if RA = 0 then b }\leftarrow
else b
else b
EA \leftarrow b + EXTS (D)
EA \leftarrow b + EXTS (D)
MEM(EA, 2) \leftarrow (RS) 48:63
```

```
MEM(EA, 2) \leftarrow (RS) 48:63
```

```

Let the effective address (EA) be the sum (RA|O)+ D. \((\mathrm{RS})_{48: 63}\) are stored into the halfword in storage addressed by EA.

\section*{Special Registers Altered:}

None

Store Halfword with Update
D-form
sthu RS,D(RA)
\begin{tabular}{|l|l|l|lll|}
\hline 45 & RS & RA & & D & 31 \\
\hline 0 & & 6 & 11 & 16 & \\
\hline
\end{tabular}
```

```
EA \leftarrow(RA) + EXTS (D)
```

```
EA \leftarrow(RA) + EXTS (D)
MEM(EA, 2) \leftarrow(RS) 48:63
MEM(EA, 2) \leftarrow(RS) 48:63
RA}\leftarrow\textrm{EA
```

```
RA}\leftarrow\textrm{EA
```

```

Let the effective address (EA) be the sum (RA)+ \(D\).
\((R S)_{48: 63}\) are stored into the halfword in storage
Let the effective address (EA) be the sum (RA)+D.
\((R S)_{48: 63}\) are stored into the halfword in storage addressed by EA.
EA is placed into register RA.
If \(R A=0\), the instruction form is invalid.
Special Registers Altered:
None
D-form
In

Store Halfword Indexed X-form
sthx RS,RA,RB
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & RS & RA & RB & \multicolumn{2}{|c|}{407} & 1 \\
0 & & 6 & 11 & 16 & 21 & \\
31 \\
\hline
\end{tabular}
```

if RA = 0 then b }\leftarrow
else b}\leftarrow(RA
EA}\leftarrow\textrm{b}+(\textrm{RB}
MEM(EA, 2) \leftarrow (RS) 48:63

```

Let the effective address (EA) be the sum (RA|0)+ (RB). (RS) \({ }_{48: 63}\) are stored into the halfword in storage addressed by EA.

\section*{Special Registers Altered:} None

\section*{Store Halfword with Update Indexed X-form}
sthux RS,RA,RB
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & RS & RA & RB & \multicolumn{2}{|c|}{439} & 1 \\
0 & & 6 & 11 & 16 & 21 & \\
\hline 1 \\
\hline
\end{tabular}
```

EA \leftarrow (RA) + (RB)
MEM (EA, 2) \leftarrow(RS) 48:63
RA}\leftarrow\textrm{EA

```

Let the effective address (EA) be the sum (RA)+ (RB). \((\mathrm{RS})_{48: 63}\) are stored into the halfword in storage addressed by EA.
\(E A\) is placed into register RA.
If \(R A=0\), the instruction form is invalid.
Special Registers Altered:
None
\begin{tabular}{|c|c|c|}
\hline \multicolumn{3}{|l|}{Store Word} \\
\hline stw & \multicolumn{2}{|l|}{RS, D (RA)} \\
\hline 36 & RS & RA \\
\hline 0 & 6 & 11 \\
\hline \multicolumn{3}{|l|}{\multirow[t]{2}{*}{\[
\begin{aligned}
& \text { if } R A=0 \text { then } b \leftarrow 0 \\
& \text { else } \\
& b \leftarrow(R A)
\end{aligned}
\]}} \\
\hline & & \\
\hline \multicolumn{3}{|l|}{EA \(\leftarrow \mathrm{b}+\operatorname{EXTS}(\mathrm{D})\)} \\
\hline \multicolumn{3}{|l|}{\(\operatorname{MEM}(\mathrm{EA}, 4) \leftarrow(\mathrm{RS})_{32: 63}\)} \\
\hline
\end{tabular}

Let the effective address (EA) be the sum (RA|O)+ \(D\). \((\mathrm{RS})_{32: 63}\) are stored into the word in storage addressed by EA.

\section*{Special Registers Altered:}

None

\section*{Store Word with Update}

D-form
stwu RS,D(RA)
\begin{tabular}{|l|l|l|lll|}
\hline 37 & RS & RA & & D & 31 \\
\hline
\end{tabular}
```

EA \leftarrow(RA) + EXTS (D)
MEM(EA, 4) \leftarrow (RS) 32:63
RA}\leftarrow\textrm{EA

```

Let the effective address (EA) be the sum (RA)+ D. \((\mathrm{RS})_{32: 63}\) are stored into the word in storage addressed by EA.

EA is placed into register RA.
If \(R A=0\), the instruction form is invalid.
Special Registers Altered:
None
D-form

Store Word Indexed
stwx RS,RA,RB
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & RS & RA & RB & & 151 & 1 \\
\hline 0 & & 6 & 11 & 16 & 21 & \\
\hline
\end{tabular}
```

if RA = 0 then b \leftarrow 0
else b
EA}\leftarrow\textrm{b}+(\textrm{RB}
MEM(EA, 4) \leftarrow(RS) 32:63

```

Let the effective address (EA) be the sum \((\mathrm{RA} \mid 0)+(\mathrm{RB}) .(R S)_{32: 63}\) are stored into the word in storage addressed by EA.

Special Registers Altered:
None

\section*{Store Word with Update Indexed X-form}
stwux RS,RA,RB
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & RS & RA & RB & & 183 & 1 \\
\hline 0 & & 6 & 11 & 16 & 21 & \\
\hline
\end{tabular}
```

EA}\leftarrow(\textrm{RA})+(\textrm{RB}
MEM(EA, 4) \leftarrow(RS) 32:63
RA}\leftarrow\textrm{EA

```

Let the effective address (EA) be the sum (RA)+ (RB). \((\mathrm{RS})_{32: 63}\) are stored into the word in storage addressed by EA.

EA is placed into register RA.
If \(R A=0\), the instruction form is invalid.
Special Registers Altered:
None

\subsection*{3.3.3.1 64-bit Fixed-Point Store Instructions [Category: 64-Bit]}

\section*{Store Doubleword}
std RS,DS(RA)
\begin{tabular}{|c|c|c|cc|c|}
\hline 62 & RS & RA & & DS & 0 \\
0 & & 6 & 11 & 16 & \\
\hline
\end{tabular}
```

if RA = 0 then b }\leftarrow
else b
EA}\leftarrow\textrm{b}+\operatorname{EXTS}(\textrm{DS | | Ob00)
MEM(EA, 8) \leftarrow (RS)

```

Let the effective address (EA) be the sum (RA|0)+ (DS||Ob00). (RS) is stored into the doubleword in storage addressed by EA.

\section*{Special Registers Altered:} None

\section*{Store Doubleword with Update \\ DS-form}
stdu RS,DS(RA)
\begin{tabular}{|c|c|c|cc|c|}
\hline 62 & RS & RA & & DS & 1 \\
0 & & 6 & 11 & 16 & \\
\hline
\end{tabular}
```

EA}\leftarrow(\textrm{RA})+\operatorname{EXTS}(DS || 0b00
MEM(EA, 8) \leftarrow (RS)
RA}\leftarrow\textrm{EA
Let the effective address (EA) be the sum (RA)+ (DS\|Ob00). (RS) is stored into the doubleword in storage addressed by EA.

```

EA is placed into register RA.
If \(R A=0\), the instruction form is invalid.
Special Registers Altered:
None
DS-form

Store Doubleword Indexed
X-form
stdx RS,RA,RB
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & RS & RA & RB & & 149 & 1 \\
0 & & 6 & & 11 & 16 & 21 \\
31 \\
\hline
\end{tabular}
```

if RA = 0 then b}\leftarrow
else }\quad\textrm{b}\leftarrow(\textrm{RA}
EA}\leftarrow\textrm{b}+(\textrm{RB}

```
MEM (EA, 8) \(\leftarrow\) (RS)

Let the effective address (EA) be the sum (RA|O)+ (RB). (RS) is stored into the doubleword in storage addressed by EA.

\section*{Special Registers Altered:} None

Store Doubleword with Update Indexed X-form
stdux RS,RA,RB
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & RS & RA & RB & & 181 & 1 \\
\hline 0 & & 6 & 11 & 16 & 21 & \\
31 \\
\hline
\end{tabular}
```

EA}\leftarrow(RA)+(RB
MEM (EA, 8) \leftarrow(RS)
RA}\leftarrowE

```

Let the effective address (EA) be the sum (RA)+ (RB). (RS) is stored into the doubleword in storage addressed by EA.
EA is placed into register RA.
If \(R A=0\), the instruction form is invalid.
Special Registers Altered:
None

\subsection*{3.3.4 Fixed-Point Load and Store with Byte Reversal Instructions}

\section*{Programming Note}

These instructions have the effect of loading and storing data in the opposite byte ordering from that which would be used by other Load and Store instructions.

\section*{Programming Note}

In some implementations, the Load Byte-Reverse instructions may have greater latency than other Load instructions.

Load Halfword Byte-Reverse Indexed
X-form
Ihbrx RT,RA,RB
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & RT & RA & RB & & 790 & 1 \\
\hline 0 & & 6 & 11 & 16 & 21 & \\
31 \\
\hline
\end{tabular}
```

if RA = 0 then b }\leftarrow
else }\quad\textrm{b}\leftarrow(\textrm{RA}
EA \leftarrow b + (RB)
load_data \leftarrow MEM(EA, 2)
RT \leftarrow *80 || load_data_8:15 || load_data 0:7

```

Let the effective address (EA) be the sum (RA|0)+(RB). Bits 0:7 of the halfword in storage addressed by EA are loaded into \(\mathrm{RT}_{56: 63}\). Bits 8:15 of the halfword in storage addressed by EA are loaded into \(\mathrm{RT}_{48: 55}\). \(\mathrm{RT}_{0: 47}\) are set to 0 .

\section*{Special Registers Altered:}

None

\section*{Load Word Byte-Reverse Indexed X-form}

Iwbrx RT,RA,RB
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & RT & RA & RB & & 534 & 1 \\
\hline 0 & & & 11 & 16 & 21 & \\
31 \\
\hline
\end{tabular}
```

if RA = 0 then b }\leftarrow
else b
EA \leftarrow b + (RB)
load_data }\leftarrow\mathrm{ MEM(EA, 4)
RT \leftarrow 320 || load_data 24:31 || load_data 16:23
load_data8:15 || load_data0:7

```

Let the effective address (EA) be the sum (RA|0)+ (RB). Bits 0:7 of the word in storage addressed by EA are loaded into \(\mathrm{RT}_{56: 63}\). Bits 8:15 of the word in storage addressed by EA are loaded into \(\mathrm{RT}_{48: 55}\). Bits 16:23 of the word in storage addressed by EA are loaded into \(\mathrm{RT}_{40: 47}\). Bits 24:31 of the word in storage addressed by \(E A\) are loaded into \(\mathrm{RT}_{32: 39} . \mathrm{RT}_{0: 31}\) are set to 0 .

\section*{Special Registers Altered:}

None

\section*{Store Halfword Byte-Reverse Indexed X-form}
sthbrx RS,RA,RB
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & RS & RA & RB & & 918 & 1 \\
\hline 0 & & 6 & 11 & 16 & 21 & \\
31 \\
\hline
\end{tabular}
if \(\mathrm{RA}=0\) then \(\mathrm{b} \leftarrow 0\)
else \(\quad b \leftarrow\) (RA)
\(\mathrm{EA} \leftarrow \mathrm{b}+(\mathrm{RB})\)
\(\operatorname{MEM}(E A, 2) \leftarrow(\text { RS })_{56: 63} \|(\mathrm{RS})_{48: 55}\)
Let the effective address (EA) be the sum (RA|0)+ (RB). (RS \()_{56: 63}\) are stored into bits 0:7 of the halfword in storage addressed by EA. (RS) \(48: 55\) are stored into bits \(8: 15\) of the halfword in storage addressed by EA.

\section*{Special Registers Altered:}

None

\section*{Store Word Byte-Reverse Indexed X-form}
stwbrx RS,RA,RB


Let the effective address (EA) be the sum \((R A \mid 0)+(R B) .(R S)_{56: 63}\) are stored into bits \(0: 7\) of the word in storage addressed by EA. (RS) 48:55 are stored into bits \(8: 15\) of the word in storage addressed by EA. \((\text { RS })_{40: 47}\) are stored into bits 16:23 of the word in storage addressed by EA. (RS) \()_{32: 39}\) are stored into bits 24:31 of the word in storage addressed by EA.

\section*{Special Registers Altered:}

None

\subsection*{3.3.5 Fixed-Point Load and Store Multiple Instructions}

The Load/Store Multiple instructions have preferred forms; see Section 1.8.1, "Preferred Instruction Forms" on page 19. In the preferred forms, storage alignment satisfies the following rule.
- The combination of the EA and RT (RS) is such that the low-order byte of GPR 31 is loaded (stored) from (into) the last byte of an aligned quadword in storage.

For the Server environment, the Load/Store Multiple instructions are not supported in Little-Endian mode. If they are executed in Little-Endian mode, the system alignment error handler is invoked.

\section*{Load Multiple Word}

D-form
Imw RT,D(RA)
\begin{tabular}{|l|l|l|lll|}
\hline 46 & RT & RA & & D & 31 \\
\hline 0 & & 6 & 11 & 16 & \\
\hline
\end{tabular}
```

if RA = 0 then b \& 0
else b
EA}\leftarrow\textrm{b}+\operatorname{EXTS}(\textrm{D}
r}\leftarrow\textrm{RT
do while r \leq 31
GPR(r) \leftarrow '320 || MEM(EA, 4)
r}\leftarrow\textrm{r}+
EA}\leftarrow\textrm{EA}+

```

Let \(\mathrm{n}=(32-\mathrm{RT})\). Let the effective address (EA) be the sum (RA|0)+D.
n consecutive words starting at EA are loaded into the low-order 32 bits of GPRs RT through 31. The high-order 32 bits of these GPRs are set to zero.

If \(R A\) is in the range of registers to be loaded, including the case in which RA=0, the instruction form is invalid.
Special Registers Altered:
None

\section*{Store Multiple Word D-form}
stmw RS,D(RA)
\begin{tabular}{|l|l|l|lll|}
\hline 47 & RS & RA & & D & 31 \\
\hline
\end{tabular}
```

if RA = 0 then b }\leftarrow
else b
EA}\leftarrow\textrm{b}+\operatorname{EXTS}(\textrm{D}
r}\leftarrowR
do while r }\leq3
MEM(EA, 4)}\leftarrow\operatorname{GPR}(r)32:6
r}\leftarrowr+
EA}\leftarrowEA+

```

Let \(\mathrm{n}=(32-\mathrm{RS})\). Let the effective address (EA) be the sum (RA|0)+D.
n consecutive words starting at EA are stored from the low-order 32 bits of GPRs RS through 31.

\section*{Special Registers Altered:}

None

\subsection*{3.3.6 Fixed-Point Move Assist Instructions [Category: Move Assist]}

The Move Assist instructions allow movement of data from storage to registers or from registers to storage without concern for alignment. These instructions can be used for a short move between arbitrary storage locations or to initiate a long move between unaligned storage fields.

The Load/Store String instructions have preferred forms; see Section 1.8.1, "Preferred Instruction Forms" on page 19. In the preferred forms, register usage satisfies the following rules.
- RS = 4 or 5
- RT \(=4\) or 5
- last register loaded/stored \(\leq 12\)

For some implementations, using GPR 4 for RS and RT may result in slightly faster execution than using GPR 5.

For the Server environment, the Move Assist instructions are not supported in Little-Endian mode. If they are executed in Little-Endian mode, the system alignment error handler may be invoked or the instructions may be treated as no-ops if the number of bytes specified by the instruction is 0 .

\section*{Load String Word Immediate \\ X-form}

Iswi RT,RA,NB
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & RT & RA & NB & & 597 & 1 \\
\hline 0 & & 6 & 11 & 16 & 21 & \\
31 \\
\hline
\end{tabular}
```

if RA = 0 then EA \leftarrow0
else EA }\leftarrow(RA
if NB = 0 then n * 32
else
r}\leftarrowRT - 1
i}\leftarrow3
do while n > 0
if i = 32 then
r}\leftarrowr+1(\operatorname{mod}32
GPR(r)}\leftarrow
GPR(r) i:i+7}<<\operatorname{MEM(EA, 1)
i}\leftarrowi+
if i = 64 then i }\leftarrow3
EA}\leftarrow\textrm{EA}+
n}\leftarrow\textrm{n}-

```

Let the effective address (EA) be (RA|0). Let \(n=N B\) if \(N B \neq 0, n=32\) if \(N B=0 ; n\) is the number of bytes to load. Let \(n r=\operatorname{CEIL}(\mathrm{n} / 4)\); nr is the number of registers to receive data.
n consecutive bytes starting at EA are loaded into GPRs RT through RT+nr-1. Data are loaded into the low-order four bytes of each GPR; the high-order four bytes are set to 0 .

Bytes are loaded left to right in each register. The sequence of registers wraps around to GPR 0 if required. If the low-order four bytes of register RT \(+\mathrm{nr}-1\) are only partially filled, the unfilled low-order byte(s) of that register are set to 0 .

If RA is in the range of registers to be loaded, including the case in which RA=0, the instruction form is invalid.

\section*{Special Registers Altered:}

None

Load String Word Indexed X-form Iswx RT,RA,RB
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & RT & RA & RB & & 533 & 1 \\
\hline 0 & & 6 & 11 & 16 & 21 & \\
\hline
\end{tabular}
```

if $R A=0$ then $b \leftarrow 0$
else $\quad \mathrm{b} \leftarrow(\mathrm{RA})$
$\mathrm{EA} \leftarrow \mathrm{b}+(\mathrm{RB})$
$\mathrm{n} \leftarrow \mathrm{XER}_{57}: 63$
$r \leftarrow R T-1$
$\mathrm{i} \leftarrow 32$
RT $\leftarrow$ undefined
do while $\mathrm{n}>0$
if $i=32$ then
$r \leftarrow r+1(\bmod 32)$
$\operatorname{GPR}(r) \leftarrow 0$
$\operatorname{GPR}(r)_{i: i+7} \leftarrow \operatorname{MEM}(E A, 1)$
$i \leftarrow i+8$
if $i=64$ then $i \leftarrow 32$
$\mathrm{EA} \leftarrow \mathrm{EA}+1$
$\mathrm{n} \leftarrow \mathrm{n}-1$

```

Let the effective address (EA) be the sum (RA|0)+ (RB). Let \(n=X^{2} R_{57: 63} ; n\) is the number of bytes to load. Let \(\mathrm{nr}=\mathrm{CEIL}(\mathrm{n} / 4)\); nr is the number of registers to receive data.

If \(n>0, n\) consecutive bytes starting at EA are loaded into GPRs RT through RT+nr-1. Data are loaded into the low-order four bytes of each GPR; the high-order four bytes are set to 0 .

Bytes are loaded left to right in each register. The sequence of registers wraps around to GPR 0 if required. If the low-order four bytes of register RT+nr-1 are only partially filled, the unfilled low-order byte(s) of that register are set to 0 .
If \(n=0\), the contents of register RT are undefined.
If RA or RB is in the range of registers to be loaded, including the case in which \(R A=0\), the instruction is treated as if the instruction form were invalid. If \(R T=R A\) or \(R T=R B\), the instruction form is invalid.

\section*{Special Registers Altered:}

None

\section*{Store String Word Immediate}

X-form
```

stswi RS,RA,NB

```
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & RS & RA & NB & & 725 & 1 \\
0 & & & & 11 & 16 & 21 \\
& & & 31 \\
\hline
\end{tabular}
```

if RA = 0 then EA }\leftarrow
else EA \leftarrow (RA)
if NB = 0 then n }\leftarrow3
else n }\leftarrow\textrm{NB
r}\leftarrow\textrm{RS}-
i}\leftarrow3
do while n > 0
if i = 32 then r }\leftarrowr+1(\operatorname{mod}32
MEM(EA, 1) \leftarrowGPR(r) i:i+7
i}\leftarrowi+
if i = 64 then i }\leftarrow3
EA \leftarrow EA + 1
n}\leftarrow\textrm{n}-

```

Let the effective address (EA) be (RA|0). Let \(\mathrm{n}=\mathrm{NB}\) if \(N B \neq 0, n=32\) if \(N B=0 ; n\) is the number of bytes to store. Let \(n r=C E I L(n / 4) ; n r\) is the number of registers to supply data.
n consecutive bytes starting at EA are stored from GPRs RS through RS+nr-1. Data are stored from the low-order four bytes of each GPR.

Bytes are stored left to right from each register. The sequence of registers wraps around to GPR 0 if required.

\section*{Special Registers Altered:} None

Store String Word Indexed
X-form
\[
\text { stswx } \quad \text { RS,RA,RB }
\]
\begin{tabular}{|c|c|c|c|c|c|}
\hline 31 & RS & RA & RB & & 661 \\
\hline 0 & & 6 & 11 & 16 & 21 \\
\hline
\end{tabular}
```

if $R A=0$ then $b \leftarrow 0$
else $\quad \mathrm{b} \leftarrow(\mathrm{RA})$
$\mathrm{EA} \leftarrow \mathrm{b}+(\mathrm{RB})$
$\mathrm{n} \leftarrow \mathrm{XER}_{57: 63}$
$r \leftarrow R S-1$
i $\leftarrow 32$
do while $\mathrm{n}>0$
if $i=32$ then $r \leftarrow r+1(\bmod 32)$
$\operatorname{MEM}(E A, 1) \leftarrow \operatorname{GPR}(r)_{i: i+7}$
$i \leftarrow i+8$
if $i=64$ then $i \leftarrow 32$
$\mathrm{EA} \leftarrow \mathrm{EA}+1$
$n \leftarrow n-1$

```

Let the effective address (EA) be the sum \((R A \mid 0)+(R B)\). Let \(n=X E R_{57: 63} ; n\) is the number of bytes to store. Let \(\mathrm{nr}=\operatorname{CEIL}(\mathrm{n} / 4)\); nr is the number of registers to supply data.
If \(n>0, n\) consecutive bytes starting at EA are stored from GPRs RS through RS+nr-1. Data are stored from the low-order four bytes of each GPR.

Bytes are stored left to right from each register. The sequence of registers wraps around to GPR 0 if required.
If \(n=0\), no bytes are stored.
Special Registers Altered:
None

\subsection*{3.3.7 Other Fixed-Point Instructions}

The remainder of the fixed-point instructions use the contents of the General Purpose Registers (GPRs) as source operands, and place results into GPRs, into the Fixed-Point Exception Register (XER), and into Condition Register fields. In addition, the Trap instructions test the contents of a GPR or XER bit, invoking the system trap handler if the result of the specified test is true.

These instructions treat the source operands as signed integers unless the instruction is explicitly identified as performing an unsigned operation.

The X-form and XO-form instructions with Rc=1, and the D-form instructions addic., andi., and andis., set the first three bits of CR Field 0 to characterize the result placed into the target register. In 64-bit mode,
these bits are set by signed comparison of the result to zero. In 32-bit mode, these bits are set by signed comparison of the low-order 32 bits of the result to zero.

Unless otherwise noted and when appropriate, when CR Field 0 and the XER are set they reflect the value placed into the target register.

\section*{Programming Note}

Instructions with the OE bit set or that set CA may execute slowly or may prevent the execution of subsequent instructions until the instruction has completed.

\subsection*{3.3.8 Fixed-Point Arithmetic Instructions}

The XO-form Arithmetic instructions with \(\mathrm{Rc}=1\), and the D-form Arithmetic instruction addic., set the first three bits of CR Field 0 as described in Section 3.3.7, "Other Fixed-Point Instructions".
addic, addic., subfic, addc, subfc, adde, subfe, addme, subfme, addze, and subfze always set CA, to reflect the carry out of bit 0 in 64-bit mode and out of bit 32 in 32-bit mode. The XO-form Arithmetic instructions set SO and OV when OE=1 to reflect overflow of the result. Except for the Multiply Low and Divide instructions, the setting of these bits is mode-dependent, and reflects overflow of the 64-bit result in 64-bit mode and overflow of the low-order 32-bit result in 32-bit mode. For XO-form Multiply Low and Divide instructions, the setting of these bits is mode-independent, and reflects overflow of the 64-bit result for mulld, divd, and divdu, and overflow of the low-order 32-bit result for mullw, divw, and divwu.

\section*{Extended mnemonics for addition and subtraction}

Several extended mnemonics are provided that use the Add Immediate and Add Immediate Shifted instructions to load an immediate value or an address into a target register. Some of these are shown as examples with the two instructions.
The Power ISA supplies Subtract From instructions, which subtract the second operand from the third. A set of extended mnemonics is provided that use the more "normal" order, in which the third operand is subtracted from the second, with the third operand being either an immediate field or a register. Some of these are shown as examples with the appropriate Add and Subtract From instructions.

See Appendix D for additional extended mnemonics.

\section*{Add Immediate}

D-form
addi RT,RA,SI
\begin{tabular}{|l|ll|l|lll|}
\hline 14 & RT & RA & & SI & 31 \\
\hline 0 & & 6 & 11 & 16 & & 3 \\
\hline
\end{tabular}
```

if RA = 0 then RT \leftarrow EXTS(SI)
else RT }\leftarrow(RA)+EXTS(SI

```

The sum (RA|0) + SI is placed into register RT.

\section*{Special Registers Altered: None \\ Extended Mnemonics:}

Examples of extended mnemonics for Add Immediate:
\begin{tabular}{llll}
\multicolumn{2}{l}{ Extended: } & \multicolumn{2}{c}{ Equivalent to: } \\
li & \(R x\),value & addi & \(R x, 0\), value \\
la & \(R x\), disp(Ry) & addi & \(R x, R y\), disp \\
subi & \(R x, R y\), value & addi & \(R x, R y\), ,value
\end{tabular}

\section*{Programming Note}
addi, addis, add, and subf are the preferred instructions for addition and subtraction, because they set few status bits.

Notice that addi and addis use the value 0, not the contents of GPR 0 , if RA=0.

Add Immediate Shifted
D-form
addis RT,RA,SI
\begin{tabular}{|l|l|l|lll|}
\hline 15 & RT & RA & & SI & 31 \\
\hline 0 & & 6 & 11 & 16 & \\
\hline
\end{tabular}
if \(\mathrm{RA}=0\) then \(\mathrm{RT} \leftarrow \operatorname{EXTS}\left(S I \|{ }^{16} 0\right)\)
else \(\quad R T \leftarrow(R A)+\operatorname{EXTS}\left(S I \|{ }^{16} 0\right)\)
The sum \((\mathrm{RA} \mid 0)+(\mathrm{SI} \| 0 \times 0000)\) is placed into register RT.

Special Registers Altered:
None
Extended Mnemonics:
Examples of extended mnemonics for Add Immediate Shifted:
\begin{tabular}{lll}
\multicolumn{2}{l}{ Extended: } & \multicolumn{2}{l}{ Equivalent to: } \\
lis & \(R x\), value & addis \(\quad R x, 0\),value \\
subis & \(R x, R y\), value & addis \(\quad R x, R y\), -value
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Add & & & & \multicolumn{3}{|r|}{XO-form} \\
\hline add & \multicolumn{3}{|c|}{RT,RA,RB} & \multicolumn{3}{|r|}{( \(\mathrm{OE}=0 \mathrm{Rc}=0\) )} \\
\hline add. & \multicolumn{3}{|l|}{RT,RA,RB} & \multicolumn{3}{|r|}{( \(\mathrm{OE}=0 \mathrm{Rc}=1\) )} \\
\hline addo & \multicolumn{3}{|l|}{RT,RA,RB} & \multicolumn{3}{|r|}{( \(\mathrm{OE}=1 \mathrm{Rc}=0\) )} \\
\hline addo. & \multicolumn{3}{|l|}{RT,RA,RB} & \multicolumn{3}{|r|}{( \(\mathrm{OE}=1 \mathrm{Rc}=1\) )} \\
\hline 31 & RT & RA & RB & OE & 266 & Rc \\
\hline 0 & 6 & 11 & 16 & & & 31 \\
\hline
\end{tabular}
\(R T \leftarrow(R A)+(R B)\)
The sum (RA) + (RB) is placed into register RT.
Special Registers Altered:
CR0
SO OV
\[
\begin{aligned}
& \text { (if } \mathrm{Rc}=1) \\
& \text { (if } \mathrm{OE}=1 \text { ) }
\end{aligned}
\]

\section*{Subtract From}

\section*{XO-form}
( \(\mathrm{OE}=0 \mathrm{Rc}=0\) )
( \(\mathrm{OE}=0 \mathrm{Rc}=1\) )
( \(\mathrm{OE}=1 \mathrm{Rc}=0\) )
( \(\mathrm{OE}=1 \mathrm{Rc}=1\) )
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & RT & RA & RB & OE & 40 & Rc \\
0 & & 6 & 11 & 16 & 21 & 22
\end{tabular}
\(R T \leftarrow \neg(R A)+(R B)+1\)
The sum \(\neg(R A)+(R B)+1\) is placed into register RT.
Special Registers Altered:
\begin{tabular}{lr} 
CRO & (if \(\mathrm{Rc}=1\) ) \\
SO OV & (if \(\mathrm{OE}=1\) )
\end{tabular}

Extended Mnemonics:
Example of extended mnemonics for Subtract From:
\begin{tabular}{ll} 
Extended: & \multicolumn{1}{l}{ Equivalent to: } \\
sub \(\quad R x, R y, R z\) & subf \(R x, R z, R y\)
\end{tabular}

Add Immediate Carrying D-form
addic RT,RA,SI
\begin{tabular}{|l|l|l|lll|}
\hline 12 & RT & RA & & SI & 31 \\
\hline
\end{tabular}
\(R T \leftarrow(\mathrm{RA})+\operatorname{EXTS}(S I)\)
The sum (RA) + SI is placed into register RT.
Special Registers Altered:
CA

\section*{Extended Mnemonics:}

Example of extended mnemonics for Add Immediate Carrying:

Extended:
subic \(R x\), Ry, value

Equivalent to: addic \(R x, R y\), -value

Add Immediate Carrying and Record
D-form
addic. RT,RA,SI
\begin{tabular}{|l|l|l|lll|}
\hline 13 & RT & RA & \multicolumn{2}{|c|}{} & SI \\
\hline 0 & & 6 & 11 & 16 & \\
\hline
\end{tabular}
\(R T \leftarrow(R A)+E X T S(S I)\)
The sum (RA) + SI is placed into register RT.
Special Registers Altered:
CRO CA

\section*{Extended Mnemonics:}

Example of extended mnemonics for Add Immediate Carrying and Record:

Extended:
subic. Rx,Ry,value

Equivalent to: addic. Rx,Ry,-value

\section*{Subtract From Immediate Carrying}

D-form
subfic RT,RA,SI
\begin{tabular}{|l|l|l|l|lll|}
\hline 8 & & RT & RA & & SI & 31 \\
\hline 0 & & 6 & 11 & 16 & & 31 \\
\hline
\end{tabular}
\(R T \leftarrow \neg(R A)+E X T S(S I)+1\)
The sum \(\neg(R A)+S I+1\) is placed into register RT.

\section*{Special Registers Altered:} CA

\section*{Add Carrying}

XO-form
\begin{tabular}{lll} 
addc & RT,RA,RB & \((\mathrm{OE}=0 \mathrm{Rc}=0)\) \\
addc. & RT,RA,RB & \((\mathrm{OE}=0 \mathrm{Rc}=1)\) \\
addco & \(\mathrm{RT}, \mathrm{RA}, \mathrm{RB}\) & \((\mathrm{OE}=1 \mathrm{Rc}=0)\) \\
addco. & RT,RA,RB & \((\mathrm{OE}=1 \mathrm{Rc}=1)\)
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & RT & RA & RB & OE & 10 & 10 \\
0 & & & 11 & 16 & 21 & 22 \\
\hline
\end{tabular}
```

RT \leftarrow (RA) + (RB)

```

The sum (RA) + (RB) is placed into register RT.

\section*{Special Registers Altered:}
\(\begin{array}{lr}\text { CA } & \\ \text { CR0 } & \text { (if } \mathrm{Rc}=1 \text { ) } \\ \text { SO OV } & \text { (if } \mathrm{OE}=1 \text { ) }\end{array}\)

Subtract From Carrying
\begin{tabular}{lll} 
subfc & \(R T, R A, R B\) & \((O E=0 \mathrm{Rc}=0)\) \\
subfc. & \(R T, R A, R B\) & \((O E=0 \mathrm{Rc}=1)\) \\
subfco & \(R T, R A, R B\) & \((O E=1 \mathrm{Rc}=0)\) \\
subfco. & \(R T, R A, R B\) & \((O E=1 R c=1)\)
\end{tabular}
\begin{tabular}{|c|c|c|c|c|cc|c|}
\hline 31 & RT & RA & RB & OE & & 8 & Rc \\
0 & & & 11 & 16 & 21 & 22 & \\
\hline
\end{tabular}
```

RT}\leftarrow\neg(RA)+(RB)+

```

The sum \(\neg(R A)+(R B)+1\) is placed into register \(R T\).
Special Registers Altered:
CA CRO (if \(\mathrm{Rc}=1\) ) (if \(\mathrm{OE}=1\) )

\section*{Extended Mnemonics:}

Example of extended mnemonics for Subtract From Carrying:
\begin{tabular}{ll} 
Extended: & \multicolumn{1}{l}{ Equivalent to: } \\
subc \(\quad R x, R y, R z\) & subfc \(R x, R z, R y\)
\end{tabular}

\section*{Add Extended}
\begin{tabular}{ll} 
adde & RT,RA,RB \\
adde. & RT,RA,RB \\
addeo & RT,RA,RB \\
addeo. & RT,RA,RB
\end{tabular}

XO-form
\((O E=0 R c=0)\)
\((O E=0 R c=1)\)
\((O E=1 R c=0)\)
\((O E=1 R c=1)\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & RT & RA & RB & OE & 138 & Rc \\
0 & & 6 & 11 & 16 & 21 & 22 \\
31 \\
\hline
\end{tabular}
\(R T \leftarrow(R A)+(R B)+C A\)
The sum (RA) + (RB) + CA is placed into register RT.
Special Registers Altered:
```

CA

```
CRO (if Rc=1)
SO OV (if \(\mathrm{OE}=1\) )

XO-form
\begin{tabular}{lll} 
addme & RT,RA & \((O E=0 \quad R c=0)\) \\
addme. & RT,RA & \((O E=0 R c=1)\) \\
addmeo & \(R T, R A\) & \((O E=1 R c=0)\) \\
addmeo. & RT,RA & \((O E=1 R c=1)\)
\end{tabular}
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 31 & \multicolumn{1}{|c|}{ RT } & RA & \multicolumn{1}{|l|}{} & OE & 234 & Rc \\
0 & & & 11 & 16 & 21 & 22 & 31 \\
\hline
\end{tabular}
\(\mathrm{RT} \leftarrow(\mathrm{RA})+\mathrm{CA}-1\)
The sum (RA) \(+C A+{ }^{64} 1\) is placed into register RT.

\section*{Special Registers Altered}

CA
CRO
SO OV
(if \(R c=1\) ) (if \(\mathrm{OE}=1\) )

Subtract From Extended
XO-form
\begin{tabular}{lll} 
subfe & \(R T, R A, R B\) & \((O E=0 R c=0)\) \\
subfe. & \(R T, R A, R B\) & \((O E=0 \quad R c=1)\) \\
subfeo & \(R T, R A, R B\) & \((O E=1 R c=0)\) \\
subfeo. & \(R T, R A, R B\) & \((O E=1 R c=1)\)
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & RT & RA & RB & OE & 136 & Rc \\
0 & & 6 & 11 & 16 & 21 & 22 \\
\hline
\end{tabular}
\(R T \leftarrow\urcorner(R A)+(R B)+C A\)
The sum \(\neg(R A)+(R B)+C A\) is placed into register RT.
Special Registers Altered:

(if \(\mathrm{Rc}=1\) )
(if \(O E=1\) )

Subtract From Minus One Extended
\begin{tabular}{lll} 
subfme & RT,RA & \((O E=0 \quad R c=0)\) \\
subfme. & RT,RA & \((O E=0 \quad R c=1)\) \\
subfmeo & RT,RA & \((O E=1 \quad R c=0)\) \\
subfmeo. & RT,RA & \((O E=1 \quad R c=1)\)
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & RT & RA & I/I & OE & 232 & Rc \\
0 & & 6 & & 11 & 16 & 21
\end{tabular}
\(\mathrm{RT} \leftarrow \neg(\mathrm{RA})+\mathrm{CA}-1\)
The sum \(\neg(R A)+C A+{ }^{64} 1\) is placed into register RT.

\section*{Special Registers Altered:}
\(\begin{array}{lr}\text { CA } & \\ \text { CRO } & \text { (if } \mathrm{Rc}=1 \text { ) } \\ \text { SO OV } & \text { (if } \mathrm{OE}=1 \text { ) }\end{array}\)

\section*{Add to Zero Extended}

XO-form
\begin{tabular}{lll} 
addze & RT,RA & \((\mathrm{OE}=0 \mathrm{Rc}=0)\) \\
addze. & RT,RA & \((\mathrm{OE}=0 \mathrm{Rc}=1)\) \\
addzeo & RT,RA & \((\mathrm{OE}=1 \mathrm{Rc}=0)\) \\
addzeo. & RT,RA & \((\mathrm{OE}=1 \mathrm{Rc}=1)\)
\end{tabular}
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 31 & RT & RA & \multicolumn{1}{|l|}{ I/I } & OE & 202 & Rc \\
0 & & 6 & 11 & 16 & 21 & 22 & 31 \\
\hline
\end{tabular}

\section*{\(R T \leftarrow(R A)+C A\)}

The sum (RA) + CA is placed into register RT.

\section*{Special Registers Altered: \\ CA \\ CR0 \\ SO OV \\ (if \(R c=1\) ) (if \(\mathrm{OE}=1\) )}

\section*{Subtract From Zero Extended}

\author{
XO-form
}
\begin{tabular}{lll} 
subfze & RT,RA & \((O E=0 \mathrm{Rc}=0)\) \\
subfze. & \(\mathrm{RT}, \mathrm{RA}\) & \((\mathrm{OE}=0 \mathrm{Rc}=1)\) \\
subfzeo & \(\mathrm{RT}, \mathrm{RA}\) & \((\mathrm{OE}=1 \mathrm{Rc}=0)\) \\
subfzeo. & \(\mathrm{RT}, \mathrm{RA}\) & \((\mathrm{OE}=1 \mathrm{Rc}=1)\)
\end{tabular}
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 31 & RT & RA & \multicolumn{1}{|l|}{} & OE & 200 & Rc \\
0 & & 6 & 11 & 16 & 21 & 22 & 31 \\
\hline
\end{tabular}
\(\mathrm{RT} \leftarrow \neg(\mathrm{RA})+\mathrm{CA}\)
The sum \(\neg(R A)+C A\) is placed into register \(R T\).

\section*{Special Registers Altered:}

CA
CRO
SO OV
(if \(\mathrm{Rc}=1\) )
(if \(\mathrm{OE}=1\) )

\section*{Programming Note}

The setting of CA by the Add and Subtract From instructions, including the Extended versions thereof, is mode-dependent. If a sequence of these instructions is used to perform extended-precision addition or subtraction, the same mode should be used throughout the sequence.

\section*{Negate}

\(R T \leftarrow \neg(\mathrm{RA})+1\)
The sum \(\neg(R A)+1\) is placed into register RT.
If the processor is in 64-bit mode and register RA contains the most negative 64-bit number (0x8000 0000_0000_0000), the result is the most negative number and, if \(\mathrm{OE}=1\), OV is set to 1 . Similarly, if the processor is in 32-bit mode and (RA) \({ }_{32: 63}\) contain the most negative 32-bit number ( \(0 \times 8000 \_0000\) ), the low-order 32 bits of the result contain the most negative 32 -bit number and, if \(\mathrm{OE}=1, \mathrm{OV}\) is set to 1 .

\section*{Special Registers Altered:}
\begin{tabular}{lr} 
CRO & (if \(\mathrm{Rc}=1\) ) \\
SO OV & (if \(\mathrm{OE}=1\) )
\end{tabular}
                                    (if \(\mathrm{OE}=1\) )
Multiply Low Immediate
D-form
mulli RT,RA,SI
\begin{tabular}{|l|l|l|c|lll|}
\hline 7 & RT & RA & \multicolumn{2}{|c|}{} & SI & 31 \\
\hline 0 & 6 & 11 & 16 & & \\
\hline
\end{tabular}
```

prod}0:127 \leftarrow(RA) × EXTS (SI)
RT \leftarrow prod}64:127

```

The 64-bit first operand is (RA). The 64-bit second operand is the sign-extended value of the SI field. The low-order 64 bits of the 128-bit product of the operands are placed into register RT.

Both operands and the product are interpreted as signed integers.

\section*{Special Registers Altered:}

None

\section*{Multiply Low Word}

XO-form
\begin{tabular}{lll} 
mullw & RT,RA,RB & \((O E=0 \mathrm{Rc}=0)\) \\
mullw. & \(\mathrm{RT}, \mathrm{RA}, \mathrm{RB}\) & \((\mathrm{OE}=0 \mathrm{Rc}=1)\) \\
mullwo & \(\mathrm{RT}, \mathrm{RA}, \mathrm{RB}\) & \((\mathrm{OE}=1 \mathrm{Rc}=0)\) \\
mullwo. & \(\mathrm{RT}, \mathrm{RA}, \mathrm{RB}\) & \((\mathrm{OE}=1 \mathrm{Rc}=1)\)
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & \multicolumn{1}{|c|}{ RT } & RA & RB & OE & 235 & Rc \\
0 & & & 11 & 16 & 21 & 22 \\
\hline
\end{tabular}
\(\mathrm{RT} \leftarrow(\mathrm{RA})_{32: 63} \times(\mathrm{RB})_{32: 63}\)
The 32-bit operands are the low-order 32 bits of RA and of RB. The 64-bit product of the operands is placed into register RT.

If \(O E=1\) then \(O V\) is set to 1 if the product cannot be represented in 32 bits.

Both operands and the product are interpreted as signed integers.

\section*{Special Registers Altered:}
```

CR0
SO OV

```
(if \(\mathrm{Rc}=1\) )
(if \(\mathrm{OE}=1\) )

\section*{Programming Note}

For mulli and mullw, the low-order 32 bits of the product are the correct 32 -bit product for 32-bit mode.

For mulli and mulld, the low-order 64 bits of the product are independent of whether the operands are regarded as signed or unsigned 64-bit integers For mulli and mullw, the low-order 32 bits of the product are independent of whether the operands are regarded as signed or unsigned 32 -bit integers.

Multiply High Word
XO-form
\begin{tabular}{ll} 
mulhw & RT,RA,RB \\
mulhw. & \(R T, R A, R B\)
\end{tabular}
(Rc=1)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline 31 & RT & RA & RB & 1 & & 75 & Rc \\
0 & & 6 & 11 & 16 & 21 & 22 & \\
31 \\
\hline
\end{tabular}
\(\operatorname{prod}_{0: 63} \leftarrow(\mathrm{RA})_{32: 63} \times(\mathrm{RB})_{32: 63}\)
\(\mathrm{RT}_{32: 63} \leftarrow \operatorname{prod}_{0: 31}\)
\(\mathrm{RT}_{0: 31} \leftarrow\) undefined
The 32-bit operands are the low-order 32 bits of RA and of RB. The high-order 32 bits of the 64-bit product of the operands are placed into \(\mathrm{RT}_{32: 63}\). The contents of \(R T_{0: 31}\) are undefined.

Both operands and the product are interpreted as signed integers.

\section*{Special Registers Altered:}

CRO (bits 0:2 undefined in 64-bit mode) (if \(R c=1\) )

\section*{Multiply High Word Unsigned \\ XO-form \\ \begin{tabular}{lll} 
mulhwu & \(\mathrm{RT}, \mathrm{RA}, \mathrm{RB}\) & \((\mathrm{Rc}=0)\) \\
mulhwu & \(\mathrm{RT}, \mathrm{RA}, \mathrm{RB}\) & \((\mathrm{Rc}=1)\)
\end{tabular}}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline 31 & RT & RA & RB & 1 & & 11 & Rc \\
\hline 0 & & 6 & 11 & 16 & 21 & 22 & \\
31 \\
\hline
\end{tabular}
\(\operatorname{prod}_{0: 63} \leftarrow(\mathrm{RA})_{32: 63} \times(\mathrm{RB})_{32: 63}\)
\(\mathrm{RT}_{32: 63} \leftarrow \operatorname{prod}_{0: 31}\)
\(\mathrm{RT}_{0: 31} \leftarrow\) undefined
The 32-bit operands are the low-order 32 bits of RA and of RB. The high-order 32 bits of the 64 -bit product of the operands are placed into \(\mathrm{RT}_{32: 63}\). The contents of \(R T_{0: 31}\) are undefined.

Both operands and the product are interpreted as unsigned integers, except that if \(\mathrm{Rc}=1\) the first three bits of CR Field 0 are set by signed comparison of the result to zero.

\section*{Special Registers Altered:}

CRO (bits 0:2undefined in 64-bit mode) (if \(\mathrm{Rc}=1\) )

\section*{Divide Word}
\begin{tabular}{lll} 
divw & RT,RA,RB & \((O E=0 \quad R c=0)\) \\
divw. & \(R T, R A, R B\) & \((O E=0 \quad R c=1)\) \\
divwo & \(R T, R A, R B\) & \((O E=1 R c=0)\) \\
divwo. & RT,RA,RB & \((O E=1 R c=1)\)
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & \multicolumn{1}{|c|}{ RT } & RA & RB & OE & 491 & Rc \\
0 & & 6 & 11 & 16 & 21 & 22 \\
31 \\
\hline
\end{tabular}
```

dividend 0:63 }\leftarrow\operatorname{EXTS}((RA) 32:63
divisor0:63}\leftarrow\operatorname{EXTS}((RB) 32:63
RT
RT}0:31 \leftarrow undefined

```

The 64-bit dividend is the sign-extended value of \((R A)_{32: 63}\). The 64-bit divisor is the sign-extended value of \((R B)_{32: 63}\). The 64-bit quotient is formed. The low-order 32 bits of the 64-bit quotient are placed into \(R T_{32: 63}\). The contents of \(R T_{0: 31}\) are undefined. The remainder is not supplied as a result.

Both operands and the quotient are interpreted as signed integers. The quotient is the unique signed integer that satisfies
\[
\text { dividend }=(\text { quotient } \times \text { divisor })+r
\]
where \(0 \leq r<\mid\) divisor \(\mid\) if the dividend is nonnegative, and -|divisor \(\mid<r \leq 0\) if the dividend is negative.
If an attempt is made to perform any of the divisions
\[
\begin{aligned}
& 0 x 8000 \_0000 \div-1 \\
& \text { <anything> } \div 0
\end{aligned}
\]
then the contents of register RT are undefined as are (if \(\mathrm{Rc}=1\) ) the contents of the LT, GT, and EQ bits of CR Field 0 . In these cases, if \(\mathrm{OE}=1\) then OV is set to 1 .

\section*{Special Registers Altered:}
\[
\begin{array}{lc}
\text { CRO (bits 0:2 undefined in 64-bit mode) } & \text { (if } \mathrm{Rc}=1 \text { ) } \\
\text { SO OV } & \text { (if } \mathrm{OE}=1 \text { ) }
\end{array}
\]

\section*{Programming Note}

The 32-bit signed remainder of dividing ( RA\()_{32: 63}\) by \((\mathrm{RB})_{32: 63}\) can be computed as follows, except in the case that \((R A)_{32: 63}=-2^{31}\) and \((R B)_{32: 63}=-1\).
\[
\begin{array}{lll}
\text { divw } & \text { RT, RA, RB } & \text { \# RT }=\text { quotient } \\
\text { mullw } & R T, R T, R B & \# R T=\text { quotient×divisor } \\
\text { subf } & R T, R T, R A & \text { \# RT }=\text { remainder }
\end{array}
\]

Divide Word Unsigned

\author{
XO-form
}
\begin{tabular}{lll} 
divwu & \(R T, R A, R B\) & \((O E=0 \mathrm{Rc}=0)\) \\
divwu. & \(\mathrm{RT}, \mathrm{RA}, \mathrm{RB}\) & \((\mathrm{OE}=0 \mathrm{Rc}=1)\) \\
divwuo & \(\mathrm{RT}, \mathrm{RA}, \mathrm{RB}\) & \((\mathrm{OE}=1 \mathrm{Rc}=0)\) \\
divwuo. & \(\mathrm{RT}, \mathrm{RA}, \mathrm{RB}\) & \((\mathrm{OE}=1 \mathrm{Rc}=1)\)
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & RT & RA & RB & OE & 459 & Rc \\
0 & & & 11 & 16 & 21 & 22 \\
31 \\
\hline
\end{tabular}
dividend \(0: 63 \leftarrow{ }^{32} 0| |(R A)_{32: 63}\)
divisor \(0: 63 \leftarrow{ }^{32} 0| |(R B)_{32: 63}\)
\(\mathrm{RT}_{32: 63} \leftarrow\) dividend \(\div\) divisor
\(\mathrm{RT}_{0: 31} \leftarrow\) undefined
The 64-bit dividend is the zero-extended value of \((R A)_{32: 63}\). The 64-bit divisor is the zero-extended value of \((R B)_{32: 63}\). The 64-bit quotient is formed. The low-order 32 bits of the 64-bit quotient are placed into \(R T_{32: 63}\). The contents of \(R T_{0: 31}\) are undefined. The remainder is not supplied as a result.
Both operands and the quotient are interpreted as unsigned integers, except that if \(\mathrm{Rc}=1\) the first three bits of CR Field 0 are set by signed comparison of the result to zero. The quotient is the unique unsigned integer that satisfies
\[
\text { dividend }=(\text { quotient } \times \text { divisor })+r
\]
where \(0 \leq r<\) divisor.
If an attempt is made to perform the division
```

<anything> \div0

```
then the contents of register RT are undefined as are (if \(\mathrm{Rc}=1\) ) the contents of the LT, GT, and EQ bits of CR Field 0 . In this case, if \(\mathrm{OE}=1\) then OV is set to 1 .

\section*{Special Registers Altered:}
\[
\begin{array}{lr}
\text { CRO (bits 0:2 undefined in 64-bit mode) } & \text { (if } \mathrm{Rc}=1 \text { ) } \\
\text { SO OV } & \text { (if } \mathrm{OE}=1 \text { ) }
\end{array}
\]

\section*{Programming Note}

The 32-bit unsigned remainder of dividing (RA) \()_{32: 63}\) by \((R B)_{32: 63}\) can be computed as follows.
```

divwu RT,RA,RB \# RT = quotient
mullw RT,RT,RB \# RT = quotientxdivisor
subf RT,RT,RA \# RT = remainder

```

\subsection*{3.3.8.1 64-bit Fixed-Point Arithmetic Instructions [Category: 64-Bit]}
\begin{tabular}{llc} 
Multiply Low Doubleword & XO-form \\
mulld & RT,RA,RB & \((O E=0 \mathrm{Rc}=0)\) \\
mulld. & \(R T, R A, R B\) & \((O E=0 \mathrm{Rc}=1)\) \\
mulldo & RT,RA,RB & \((O E=1 \mathrm{Rc}=0)\) \\
mulldo. & RT,RA,RB & \((O E=1 \mathrm{Rc}=1)\)
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & \multicolumn{1}{|c|}{ RT } & RA & RB & OE & 233 & Rc \\
0 & & & 11 & 16 & 21 & 22 \\
\hline
\end{tabular}
```

prod}0:127 \leftarrow (RA) × (RB
RT}\leftarrow\mp@subsup{\operatorname{prod}}{64:127}{

```

The 64-bit operands are (RA) and (RB). The low-order 64 bits of the 128-bit product of the operands are placed into register RT.
If \(O E=1\) then \(O V\) is set to 1 if the product cannot be represented in 64 bits.

Both operands and the product are interpreted as signed integers.

\section*{Special Registers Altered: \\ \begin{tabular}{lr} 
CRO & (if \(\mathrm{Rc}=1\) ) \\
SO OV & (if \(\mathrm{OE}=1\) )
\end{tabular}}

\section*{Programming Note}

The XO-form Multiply instructions may execute faster on some implementations if RB contains the operand having the smaller absolute value.

\section*{Multiply High Doubleword Unsigned} XO-form
\begin{tabular}{llr} 
& XO-form \\
& & \((\mathrm{Rc}=0)\) \\
mulhdu & \(\mathrm{RT}, \mathrm{RA}, \mathrm{RB}\) & \((\mathrm{Rc}=1)\)
\end{tabular}
\begin{tabular}{|c|cc|c|c|c|c|c|c|}
\hline 31 & \multicolumn{2}{|c|}{ RT } & RA & RB & / & & 9 & Rc \\
0 & & & 11 & 16 & 21 & 22 & & 31 \\
\hline
\end{tabular}

\section*{Special Registers Altered:}
```

CRO
(if $\mathrm{Rc}=1$ )

```
```

```
prod}0:127 \leftarrow(RA) \times (RB
```

```
prod}0:127 \leftarrow(RA) \times (RB
RT}\leftarrow\mp@subsup{\operatorname{prod}}{0:63}{
```

RT}\leftarrow\mp@subsup{\operatorname{prod}}{0:63}{

```
The 64-bit operands are (RA) and (RB). The high-order 64 bits of the 128-bit product of the operands are placed into register RT.
Both operands and the product are interpreted as unsigned integers, except that if Rc=1 the first three bits of CR Field 0 are set by signed comparison of the result to zero.
```

| Multip | High | oub | word |  |  | rm |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mulhd |  | ,RB |  |  |  | $\mathrm{c}=0$ ) |
| mulhd. |  | , RB |  |  |  | $\mathrm{c}=1$ ) |
| 31 | RT | RA | RB | / | 73 | Rc |
| 0 | 6 | 11 | 16 | 2122 |  | 31 |

```
prod}0:127 \leftarrow (RA) × (RB
RT}\leftarrow\mp@subsup{\operatorname{prod}}{0:63}{
```

The 64-bit operands are (RA) and (RB). The high-order 64 bits of the 128-bit product of the operands are placed into register RT.

Both operands and the product are interpreted as signed integers.

## Special Registers Altered:

## CRO

(if $\mathrm{Rc}=1$ )

## Divide Doubleword

XO-form

| divd | $R T, R A, R B$ | $(O E=0 \quad R c=0)$ |
| :--- | :--- | :--- |
| divd. | $R T, R A, R B$ | $(O E=0 \quad R c=1)$ |
| divdo | $R T, R A, R B$ | $(O E=1 R c=0)$ |
| divdo. | $R T, R A, R B$ | $(O E=1 R c=1)$ |


| 31 | RT | RA | RB | OE | 489 | Rc |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 | 22 | 31 |

```
dividend 0:63}\leftarrow(\mathrm{ (RA)
divisoro:63}\leftarrow(\textrm{RB}
RT}\leftarrow\mathrm{ dividend }\div\mathrm{ divisor
```

The 64-bit dividend is (RA). The 64-bit divisor is (RB). The 64-bit quotient of the dividend and divisor is placed into register RT. The remainder is not supplied as a result.

Both operands and the quotient are interpreted as signed integers. The quotient is the unique signed integer that satisfies

$$
\text { dividend }=(q u o t i e n t \times \text { divisor })+r
$$

where $0 \leq r<\mid$ divisor $\mid$ if the dividend is nonnegative, and -|divisor $\mid<r \leq 0$ if the dividend is negative.

If an attempt is made to perform any of the divisions

```
0x8000_0000_0000_0000 \div-1
<anything> \div0
```

then the contents of register RT are undefined as are (if $\mathrm{Rc}=1$ ) the contents of the LT, GT, and EQ bits of CR Field 0 . In these cases, if $\mathrm{OE}=1$ then OV is set to 1 .

## Special Registers Altered:


(if $\mathrm{Rc}=1$ )
(if $\mathrm{OE}=1$ )

## Programming Note

The 64-bit signed remainder of dividing (RA) by (RB) can be computed as follows, except in the case that $(R A)=-2^{63}$ and $(R B)=-1$.

$$
\begin{array}{lll}
\text { divd } & \text { RT, RA, RB } & \text { \# RT }=\text { quotient } \\
\text { mulld } & R T, R T, R B & \text { \# RT }=\text { quotientXdivisor } \\
\text { subf } & R T, R T, R A & \text { \# RT }=\text { remainder }
\end{array}
$$

Divide Doubleword Unsigned
XO-form

| divdu | $R T, R A, R B$ | $(O E=0 \mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| divdu. | $\mathrm{RT}, \mathrm{RA}, \mathrm{RB}$ | $(\mathrm{OE}=0 \mathrm{Rc}=1)$ |
| divduo | $\mathrm{RT}, \mathrm{RA}, \mathrm{RB}$ | $(\mathrm{OE}=1 \mathrm{Rc}=0)$ |
| divduo. | $\mathrm{RT}, \mathrm{RA}, \mathrm{RB}$ | $(\mathrm{OE}=1 \mathrm{Rc}=1)$ |


| 31 | RT | RA | RB | OE | 457 | Rc |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | 11 | 16 | 21 | 22 |

```
dividend 0:63 \leftarrow (RA)
divisoro:63}\leftarrow (RB
RT}\leftarrow\mathrm{ dividend }\div\mathrm{ divisor
```

The 64-bit dividend is (RA). The 64-bit divisor is (RB). The 64-bit quotient of the dividend and divisor is placed into register RT. The remainder is not supplied as a result.

Both operands and the quotient are interpreted as unsigned integers, except that if $\mathrm{Rc}=1$ the first three bits of CR Field 0 are set by signed comparison of the result to zero. The quotient is the unique unsigned integer that satisfies

$$
\text { dividend }=(\text { quotient } \times \text { divisor })+r
$$

where $0 \leq r<$ divisor.
If an attempt is made to perform the division

$$
\text { <anything> } \div 0
$$

then the contents of register RT are undefined as are (if $\mathrm{Rc}=1$ ) the contents of the LT, GT, and EQ bits of CR Field 0 . In this case, if $\mathrm{OE}=1$ then OV is set to 1 .

## Special Registers Altered:

```
CRO
(if Rc=1)
SO OV
(if OE=1)
```


## Programming Note

The 64-bit unsigned remainder of dividing (RA) by (RB) can be computed as follows.

```
divdu RT,RA,RB # RT = quotient
mulld RT,RT,RB # RT = quotient\timesdivisor
subf RT,RT,RA # RT = remainder
```


### 3.3.9 Fixed-Point Compare Instructions

The fixed-point Compare instructions compare the contents of register RA with (1) the sign-extended value of the SI field, (2) the zero-extended value of the UI field, or (3) the contents of register RB. The comparison is signed for cmpi and cmp, and unsigned for cmpli and cmpl.

The $L$ field controls whether the operands are treated as 64-bit or 32-bit quantities, as follows:

## L Operand length <br> 0 32-bit operands <br> 1 64-bit operands

$L=1$ is part of Category: 64-Bit.
When the operands are treated as 32-bit signed quantities, bit 32 of the register ( RA or RB ) is the sign bit.

The Compare instructions set one bit in the leftmost three bits of the designated CR field to 1 , and the other
two to 0. XER $_{\text {So }}$ is copied to bit 3 of the designated CR field.

The CR field is set as follows

Bit Name Description

| 0 | LT | $(R A)<$ SI or (RB) (signed comparison) <br> $(R A)<$ u UI or (RB) (unsigned comparison) |
| :--- | :--- | :--- |
| 1 | GT | (RA) $>$ SI or (RB) (signed comparison) <br> $(R A)>$ U UI or (RB) (unsigned comparison) |
| 2 | EQ | (RA) $=$ SI, UI, or (RB) <br> 3 |
| SO | Summary Overflow from the XER |  |

## Extended mnemonics for compares

A set of extended mnemonics is provided so that compares can be coded with the operand length as part of the mnemonic rather than as a numeric operand. Some of these are shown as examples with the Compare instructions. See Appendix D for additional extended mnemonics.

| Com | Im | e | dia |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| cmpi |  | ,R | A,SI |  |  |  |  |
| $11$ | ${ }_{6} \mathrm{BF}$ |  | L <br> 10 | RA | 16 | SI | 31 |

```
if L = 0 then a \leftarrow EXTS((RA) 32:63)
    else a \leftarrow (RA)
if a < EXTS(SI) then c \leftarrow 0b100
else if a > EXTS(SI) then c < 0b010
else }\quad\textrm{c}\leftarrow0\textrm{0b001
CR
```

The contents of register RA ((RA) ${ }_{32: 63}$ sign-extended to 64 bits if $L=0$ ) are compared with the sign-extended value of the SI field, treating the operands as signed integers. The result of the comparison is placed into CR field BF.

## Special Registers Altered:

Extended Mnemonics:
Examples of extended mnemonics for Compare Immediate:

| Extended: | Equivalent to: |  |
| :--- | :--- | :--- |
| cmpdi | $R x$, value | cmpi |
| cmpwi | cr3, Rx, value | cmpi, value |
|  |  | $3,0, R x$,value |



The contents of register RA ((RA) ${ }_{32: 63}$ if $\mathrm{L}=0$ ) are compared with the contents of register RB ((RB) 32:63 $^{2}$ if $\mathrm{L}=0$ ), treating the operands as signed integers. The result of the comparison is placed into $C R$ field $B F$.

## Special Registers Altered:

CR field BF

## Extended Mnemonics:

Examples of extended mnemonics for Compare:

| Extend: |  | Equivalent to: |  |
| :--- | :--- | :--- | :--- |
| cmpd | $R x, R y$ | $c m p$ | $0,1, R x, R y$ |
| $c m p w$ | $c r 3, R x, R y$ | $c m p$ | $3,0, R x, R y$ |

Compare Logical Immediate
cmpli $\quad$ D-form

| 10 | BF,L,RA,UI |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | ---: |
| 0 | 6 |  | 9 | B | 10 | RA |  |
| 11 |  | UI |  |  |  |  |  |



The contents of register RA ((RA) $)_{32: 63}$ zero-extended to 64 bits if $\mathrm{L}=0$ ) are compared with ${ }^{48} 0$ || UI, treating the operands as unsigned integers. The result of the comparison is placed into CR field BF.

## Special Registers Altered:

## CR field BF

## Extended Mnemonics:

Examples of extended mnemonics for Compare Logical Immediate:

Extended:
cmpldi Rx,value cmplwi cr3,Rx,value

## Equivalent to:

cmpli $0,1, R x$,value cmpli $3,0, R x$, value

Compare Logical
X-form
cmpl BF,L,RA,RB

| 31 | BF | 1 | L | RA | RB |  | 32 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 |  | 9 | 10 | 11 | 16 | 21 |

$$
\begin{aligned}
& \text { if } \mathrm{L}=0 \text { then } \mathrm{a} \leftarrow{ }^{32} 0 \\
& \mathrm{~b} \leftarrow{ }^{32} 0 \\
& \text { else } a \leftarrow \text { (RA) } \\
& b \leftarrow(\mathrm{RB}) \\
& \text { if } \quad a<{ }^{\mathrm{u}} \mathrm{~b} \text { then } \mathrm{c} \leftarrow 0 \mathrm{~b} 100 \\
& \text { else if } a>^{u} b \text { then } c \leftarrow 0 \mathrm{~b} 010 \\
& \text { else } \quad \mathrm{c} \leftarrow 0 \mathrm{~b} 001 \\
& \mathrm{CR}_{4 \times \mathrm{BF}+32: 4 \times \mathrm{BF}+35} \leftarrow \mathrm{c} \| \mathrm{XER}_{\mathrm{SO}}
\end{aligned}
$$

The contents of register $R A\left((R A)_{32: 63}\right.$ if $\left.L=0\right)$ are compared with the contents of register $\mathrm{RB}\left((\mathrm{RB})_{32: 63}\right.$ if $\mathrm{L}=0$ ), treating the operands as unsigned integers. The result of the comparison is placed into CR field BF.

## Special Registers Altered: <br> CR field BF

## Extended Mnemonics:

Examples of extended mnemonics for Compare Logical:

| Extended: | Equivalent to: |  |  |
| :--- | :--- | :--- | :--- |
| cmpld | $R x, R y$ | $c m p l$ | $0,1, R x, R y$ |
| cmplw | $c r 3, R x, R y$ | $c m p l$ | $3,0, R x, R y$ |

### 3.3.10 Fixed-Point Trap Instructions

The Trap instructions are provided to test for a specified set of conditions. If any of the conditions tested by a Trap instruction are met, the system trap handler is invoked. If none of the tested conditions are met, instruction execution continues normally.
The contents of register RA are compared with either the sign-extended value of the SI field or the contents of register RB, depending on the Trap instruction. For $\boldsymbol{t d i}$ and $\boldsymbol{t d}$, the entire contents of RA (and RB) participate in the comparison; for $t w i$ and $t w$, only the contents of the low-order 32 bits of RA (and RB) participate in the comparison.
This comparison results in five conditions which are ANDed with TO. If the result is not 0 the system trap handler is invoked. These conditions are as follows.

| TO Bit | ANDed with Condition |
| :--- | :--- |
| 0 | Less Than, using signed comparison |
| 1 | Greater Than, using signed comparison |
| 2 | Equal |
| 3 | Less Than, using unsigned comparison |
| 4 | Greater Than, using unsigned comparison |

## Extended mnemonics for traps

A set of extended mnemonics is provided so that traps can be coded with the condition as part of the mnemonic rather than as a numeric operand. Some of these are shown as examples with the Trap instructions. See Appendix D for additional extended mnemonics.

\section*{Trap Word Immediate <br> D-form <br> twi TO,RA,SI <br> | 3 | TO | RA | SI |  | 31 |
| :---: | :---: | :---: | :---: | :---: | :---: |}

```
a \leftarrow EXTS((RA) 32:63)
if (a < EXTS(SI)) & TO
if (a > EXTS(SI)) & TO O then TRAP
if (a = EXTS(SI)) & TO2 then TRAP
if (a<u EXTS(SI)) & TO
if (a>" EXTS(SI)) & TO
```

The contents of $\mathrm{RA}_{32: 63}$ are compared with the sign-extended value of the SI field. If any bit in the TO field is set to 1 and its corresponding condition is met by the result of the comparison, the system trap handler is invoked.

If the trap conditions are met, this instruction is context synchronizing (see Book III).
Special Registers Altered: None

## Extended Mnemonics:

Examples of extended mnemonics for Trap Word Immediate:

| Extended: |  | Equivalent to: |  |
| :--- | :--- | :--- | ---: |
| twgti | $R x$,value | twi | $8, R x$,value |
| twllei | $R x$, value | twi | $6, R x$,value |

Trap Word X-form
tw TO,RA,RB

| 31 | TO | RA | RB |  |  | 4 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 |  | 11 | 16 | 21 |

```
a\leftarrow\operatorname{EXTS}((RA) 32:63)
b}\leftarrow\operatorname{EXTS}((RB)32:63
if (a<b) & TOO then TRAP
if (a > b) & TO
if (a = b) & TO2 then TRAP
if (a < " b) & TO
if (a > 'u}b) & TO4 then TRAP
```

The contents of $R A_{32: 63}$ are compared with the contents of $\mathrm{RB}_{32: 63 \text {. If any bit in the TO field is set to } 1 \text { and }}$ its corresponding condition is met by the result of the comparison, the system trap handler is invoked.

If the trap conditions are met, this instruction is context synchronizing (see Book III).

## Special Registers Altered:

None

## Extended Mnemonics:

Examples of extended mnemonics for Trap Word:

| Extended: |  | Equivalent to: |  |
| :--- | :--- | :--- | :--- |
| tweq | $R x, R y$ | tw | $4, R x, R y$ |
| twlge | $R x, R y$ | tw | $5, R x, R y$ |
| trap |  | tw | $31,0,0$ |

### 3.3.10.1 64-bit Fixed-Point Trap Instructions [Category: 64-Bit]

Trap Doubleword Immediate D-form Trap Doubleword X-form
tdi TO,RA,SI

| 2 | TO | RA |  |  | SI | 31 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 | 11 | 16 |  |  |

```
a\leftarrow(RA)
if (a < EXTS(SI)) & TO
if (a > EXTS(SI)) & TO
if (a= EXTS (SI)) & TO2 then TRAP
if (a<" EXTS(SI))& TO O then TRAP
if (a>" EXTS (SI)) & TO
```

The contents of register RA are compared with the sign-extended value of the SI field. If any bit in the TO field is set to 1 and its corresponding condition is met by the result of the comparison, the system trap handler is invoked.
If the trap conditions are met, this instruction is context synchronizing (see Book III).
Special Registers Altered: None

## Extended Mnemonics:

Examples of extended mnemonics for Trap Doubleword Immediate:

| Extended: | Equivalent to: |  |  |
| :--- | :--- | :--- | :--- |
| tdlti | $R x$, value | tdi | $16, R x$,value |
| tdnei | $R x$, value | tdi | $24, R x$, value |

## Extended Mnemonics:

Examples of extended mnemonics for Trap Doubleword:
td TO,RA,RB

| 31 | TO | RA | RB |  | 68 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 |  |
| 31 |  |  |  |  |  |  |

```
a\leftarrow(RA)
b}\leftarrow(\textrm{RB}
if (a<b) & TOO then TRAP
if (a>b) & TO then TRAP
if (a=b)& TO2 then TRAP
if (a<u b) & TO
if (a>" b) & TO
```

The contents of register RA are compared with the contents of register RB. If any bit in the TO field is set to 1 and its corresponding condition is met by the result of the comparison, the system trap handler is invoked.

If the trap conditions are met, this instruction is context synchronizing (see Book III).

## Extended:

 tdlnl Rx,RyEquivalent to: td $5, R x, R y$

## Extended: <br> Equivalent to:

 tdge Rx,Rytd $12, R x, R y$

## Special Registers Altered: None

### 3.3.12 Fixed-Point Logical Instructions

The Logical instructions perform bit-parallel operations on 64-bit operands.

The X -form Logical instructions with $\mathrm{Rc}=1$, and the D-form Logical instructions andi. and andis., set the first three bits of CR Field 0 as described in Section 3.3.7, "Other Fixed-Point Instructions" on page 57. The Logical instructions do not change the SO, OV, and CA bits in the XER.

## Extended mnemonics for logical operations

An extended mnemonic is provided that generates the preferred form of "no-op" (an instruction that does nothing). This is shown as an example with the OR Immediate instruction.

Extended mnemonics are provided that use the $O R$ and NOR instructions to copy the contents of one register to another, with and without complementing. These are shown as examples with the two instructions.

See Appendix D, "Assembler Extended Mnemonics" on page 317 for additional extended mnemonics.

## AND Immediate

D-form
andi. RA,RS,UI

| 28 |  | RS |  | RA |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 | 11 | 16 | UI |

$\mathrm{RA} \leftarrow(\mathrm{RS}) \&\left({ }^{48} 0| | \mathrm{UI}\right)$
The contents of register RS are ANDed with ${ }^{48} 0$ || UI and the result is placed into register RA.
Special Registers Altered: CR0

## AND Immediate Shifted

D-form
andis. RA,RS,UI

| 29 | RS | RA | Ul |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | 11 | 16 |  |

```
RA}\leftarrow(RS)&(\mp@subsup{}{}{32}0||UI|| | | | O )
```

The contents of register RS are ANDed with ${ }^{32} 0$ || UI || ${ }^{16} 0$ and the result is placed into register RA.

## Special Registers Altered:

CRO

## OR Immediate Shifted

oris RA,RS,UI

| 25 | RS | RA |  | UI | 31 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 6 | 11 | 16 |  |  |

$\mathrm{RA} \leftarrow(\mathrm{RS}) \mid\left({ }^{32} 0| | \mathrm{UI}| |{ }^{16} 0\right)$
The contents of register RS are ORed with ${ }^{32} 0$ || $\mathrm{UI} \|{ }^{16} 0$ and the result is placed into register RA.

## Special Registers Altered:

None


$$
\mathrm{RA} \leftarrow(\mathrm{RS}) \text { XOR }\left({ }^{48} 0 \| \mathrm{UI}\right)
$$

The contents of register RS are XORed with ${ }^{48} 0$ || UI and the result is placed into register RA.
Special Registers Altered:
None
$\mathrm{RA} \leftarrow(\mathrm{RS}) \mathrm{XOR}\left({ }^{32} 0| | \mathrm{UI}| |{ }^{16} 0\right)$
The contents of register RS are XORed with ${ }^{32} 0\|\mathrm{UI}\|{ }^{16} 0$ and the result is placed into register RA.
Special Registers Altered:
None

$R A \leftarrow(\mathrm{RS}) \&(\mathrm{RB})$
The contents of register RS are ANDed with the contents of register RB and the result is placed into register RA.

Special Registers Altered:

CRO
(if $\mathrm{Rc}=1$ )

## XOR

xor RA,RS,RB
xor.
RA,RS,RB
X-form
( $\mathrm{Rc}=0$ )
( $\mathrm{Rc}=1$ )

| 31 | RS | RA | RB |  | 316 | Rc |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 | 11 | 16 | 21 |  |
| 31 |  |  |  |  |  |  |

$$
\mathrm{RA} \leftarrow(\mathrm{RS}) \oplus(\mathrm{RB})
$$

The contents of register RS are XORed with the contents of register RB and the result is placed into register RA.

## Special Registers Altered:

CRO
(if $\mathrm{Rc}=1$ )

## NAND

nand RA,RS,RB

## X-form

( $\mathrm{Rc}=0$ )
( $\mathrm{Rc}=1$ )

| 31 | RS | RA | RB |  | 476 | Rc |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 |  |
| 31 |  |  |  |  |  |  |

```
\(R A \leftarrow \neg((R S) \&(R B))\)
```

The contents of register RS are ANDed with the contents of register RB and the complemented result is placed into register RA.

## Special Registers Altered:

CR0

## Programming Note

nand or nor with RS=RB can be used to obtain the one's complement.
X-form
( $\mathrm{Rc}=0$ )
( $\mathrm{Rc}=1$ )

| 31 | RS | RA | RB | 444 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | 11 | 16 | 21 |
|  |  |  | Rc |  |  |

$\mathrm{RA} \leftarrow(\mathrm{RS})$
(RB)

The contents of register RS are ORed with the contents of register RB and the result is placed into register RA.
For implementations that support the PPR (see Section 3.2.3), or $R x, R x, R x$ can be used to set $P_{P R} R_{\text {PII }}$ as shown in Figure 43. or. $R x, R x, R x$ does not set PPRPRI•

| $\mathbf{R x}$ | PPR $_{\text {PRI }}$ | Priority |
| :---: | :---: | :--- |
| 1 | 010 | low |
| 6 | 011 | medium low |
| 2 | 100 | medium (normal) |

Figure 43. Priority levels for or $R x, R x, R x$
Special Registers Altered:
CRO
(if $\mathrm{Rc}=1$ )

## Extended Mnemonics:

Example of extended mnemonics for OR:

## Extended:

mr Rx,Ry

## Equivalent to:

or $\quad R x, R y, R y$

## Programming Note

Warning: Other forms of or $R x, R x, R x$ that are not described in Figure 43 may also cause program priority to change. Use of these forms should be avoided except when software explicitly intends to alter program priority. If a no-op is needed, the preferred no-op (ori $0,0,0$ ) should be used.

## NOR

X-form


$$
\mathrm{RA} \leftarrow \neg((\mathrm{RS})
$$

(RB) )
The contents of register RS are ORed with the contents of register RB and the complemented result is placed into register RA.

\section*{Special Registers Altered: <br> CR0 <br> Extended Mnemonics: <br> Example of extended mnemonics for NOR: <br> | Extended: | Equivalent to: |
| :--- | :--- |
| not $\quad R x, R y$ | nor $\quad R x, R y, R y$ |}

(if $\mathrm{Rc}=1$ )

## AND with Complement <br> X-form <br> andc RA,RS,RB <br> andc. RA,RS,RB <br> (Rc=0) <br> (Rc=1)

| 31 | RS | RA | RB |  | 60 | Rc |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 |  |
| 31 |  |  |  |  |  |  |

## $R A \leftarrow(R S) \& \neg(R B)$

The contents of register RS are ANDed with the complement of the contents of register RB and the result is placed into register RA.

## Special Registers Altered:

CRO
(if $\mathrm{Rc}=1$ )

Extend Sign Byte
X-form

| extsb | $R A, R S$ | $(R c=0)$ |
| :--- | :--- | :--- |
| extsb. | $R A, R S$ | $(R c=1)$ |


| 31 | RS | RA |  |  | 954 | Rc |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 | 11 | 16 | 21 |  |
| 31 |  |  |  |  |  |  |

$$
\begin{aligned}
& s \leftarrow(\mathrm{RS})_{56} \\
& \mathrm{RA}_{56: 63} \leftarrow(\mathrm{RS})_{56: 63} \\
& \mathrm{RA}_{0}: 55 \leftarrow 55_{\mathrm{s}}
\end{aligned}
$$

$(\mathrm{RS})_{56: 63}$ are placed into $\mathrm{RA}_{56: 63}$. Bit 56 of register RS is placed into $\mathrm{RA}_{0: 55}$.

Special Registers Altered:
CRO
(if $\mathrm{Rc}=1$ )

Equivalent
X-form


```
RA}\leftarrow(\textrm{RS})\equiv(\textrm{RB}
```

The contents of register RS are XORed with the contents of register RB and the complemented result is placed into register RA.

## Special Registers Altered:

CR0
(if $\mathrm{Rc}=1$ )

OR with Complement
X-form

| orc | $R A, R S, R B$ | $(R c=0)$ |
| :--- | :--- | :--- |
| orc. | $R A, R S, R B$ | $(R c=1)$ |


| 31 | RS | RA | RB |  | 412 | Rc |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 |  |
| 31 |  |  |  |  |  |  |

$$
\mathrm{RA} \leftarrow(\mathrm{RS}) \mid \neg(\mathrm{RB})
$$

The contents of register RS are ORed with the complement of the contents of register RB and the result is placed into register RA.
Special Registers Altered:
CRO
(if $\mathrm{Rc}=1$ )

Extend Sign Halfword
X-form
extsh RA,RS (Rc=0)
extsh. RA,RS (Rc=1)

| 31 | RS | RA | I/I |  | 922 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 |

$s \leftarrow(\text { RS })_{48}$
$\mathrm{RA}_{48: 63} \leftarrow{ }_{48}(\mathrm{RS})_{48: 63}$
$\mathrm{RA}_{0: 47} \leftarrow{ }^{48} \mathrm{~s}$
$(\mathrm{RS})_{48: 63}$ are placed into $\mathrm{RA}_{48: 63}$. Bit 48 of register RS is placed into $\mathrm{RA}_{0: 47}$.

Special Registers Altered:
CRO
cntlzw RA,RS
( $\mathrm{Rc}=0$ )
cntlzw.

| RA,RS | (Rc=1) |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 31 | RS | RA | I/I |  | 26 |  |
| 0 |  | 6 | 11 | 16 | 21 |  |
| 31 |  |  |  |  |  |  |

```
n}\leftarrow3
do while n < 64
    if (RS)}n=1\mathrm{ then leave
    n}\leftarrow\textrm{n}+
RA}\leftarrow\textrm{n}-3
```

A count of the number of consecutive zero bits starting at bit 32 of register RS is placed into register RA. This number ranges from 0 to 32, inclusive.

If $R c=1, C R$ Field 0 is set to reflect the result.

## Special Registers Altered:

## CR0

(if $\mathrm{Rc}=1$ )
Programming Note
For both Count Leading Zeros instructions, if Rc=1 then LT is set to 0 in CR Field 0 .

### 3.3.12.1 64-bit Fixed-Point Logical Instructions [Category: 64-Bit]

## Extend Sign Word

X-form

$\mathrm{s} \leftarrow(\mathrm{RS})_{32}$
$\mathrm{RA}_{32: 63} \leftarrow(\mathrm{RS})_{32: 63}$
$\mathrm{RA}_{0}: 31 \leftarrow{ }^{2} \mathrm{~s}$
$(\mathrm{RS})_{32: 63}$ are placed into $\mathrm{RA}_{32: 63}$. Bit 32 of register RS is placed into $\mathrm{RA}_{0: 31}$.
Special Registers Altered:
CRO
(if $R c=1$ )

Count Leading Zeros Doubleword X-form

| cntlzd | $R A, R S$ | $(R c=0)$ |
| :--- | :--- | :--- |
| cntizd. | $R A, R S$ | $(R c=1)$ |


| 31 | RS | RA | I/I |  | 58 | Rc |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 |  |

```
n}\leftarrow
do while n < 64
    if (RS)}\mp@subsup{n}{n}{}=1\mathrm{ then leave
    n}\leftarrow\textrm{n}+
RA}\leftarrow\textrm{n
```

A count of the number of consecutive zero bits starting at bit 0 of register RS is placed into register RA. This number ranges from 0 to 64, inclusive.

If $\mathrm{Rc}=1$, CR Field 0 is set to reflect the result.

## Special Registers Altered:

CR0
(if $R c=1$ )

### 3.3.12.2 Phased-In Fixed-Point Logical Instructions [Category: Base.Phased-In]

## Population Count Bytes <br> X-form

```
popcntb RA, RS
```

| 31 | RS | RA | I/II |  | 122 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 |

```
do i = 0 to 7
    n}\leftarrow
    do j = 0 to 7
        if (RS) (i\times8)+j = 1 then
            n}\leftarrow\textrm{n}+
RA (ix8):(i\times8)+7}< \leftarrow
```

A count of the number of one bits in each byte of register RS is placed into the corresponding byte of register RA. This number ranges from 0 to 8 , inclusive.

## Special Registers Altered:

None

## Programming Note

The total number of one bits in register RS can be computed as follows. In this example it is assumed that register RB contains the value 0x0101_0101_0101_0101

```
popontb RA,RS
mulld RT,RA,RB
srdi RT,RT,56 # RT = population count
```


### 3.3.13 Fixed-Point Rotate and Shift Instructions

The Fixed-Point Processor performs rotation operations on data from a GPR and returns the result, or a portion of the result, to a GPR.

The rotation operations rotate a 64-bit quantity left by a specified number of bit positions. Bits that exit from position 0 enter at position 63.

Two types of rotation operation are supported.
For the first type, denoted rotate ${ }_{64}$ or $\mathrm{ROTL}_{64}$, the value rotated is the given 64-bit value. The rotate 64 operation is used to rotate a given 64-bit quantity.

For the second type, denoted rotate ${ }_{32}$ or $\mathrm{ROTL}_{32}$, the value rotated consists of two copies of bits 32:63 of the given 64-bit value, one copy in bits 0:31 and the other in bits $32: 63$. The rotate 32 operation is used to rotate a given 32-bit quantity.
The Rotate and Shift instructions employ a mask generator. The mask is 64 bits long, and consists of 1 -bits from a start bit, mstart, through and including a stop bit, mstop, and 0-bits elsewhere. The values of mstart and mstop range from 0 to 63 . If mstart > mstop, the 1 -bits wrap around from position 63 to position 0 . Thus the mask is formed as follows:

```
if mstart \leq mstop then
    mask
    maskall other bits = zeros
else
    mask
    mask}0:mstop = ones
    maskall other bits = zeros
```

There is no way to specify an all-zero mask.
For instructions that use the rotate ${ }_{32}$ operation, the mask start and stop positions are always in the low-order 32 bits of the mask.

The use of the mask is described in following sections.
The Rotate and Shift instructions with $\mathrm{Rc}=1$ set the first three bits of CR field 0 as described in Section 3.3.7, "Other Fixed-Point Instructions" on page 57. Rotate and Shift instructions do not change the OV and SO bits. Rotate and Shift instructions, except algebraic right shifts, do not change the CA bit.

## Extended mnemonics for rotates and shifts

The Rotate and Shift instructions, while powerful, can be complicated to code (they have up to five operands). A set of extended mnemonics is provided that allow simpler coding of often-used functions such as clearing the leftmost or rightmost bits of a register, left justifying or right justifying an arbitrary field, and performing simple rotates and shifts. Some of these are shown as examples with the Rotate instructions. See Appendix D, "Assembler Extended Mnemonics" on page 317 for additional extended mnemonics.

### 3.3.13.1 Fixed-Point Rotate Instructions

These instructions rotate the contents of a register. The result of the rotation is

- inserted into the target register under control of a mask (if a mask bit is 1 the associated bit of the rotated data is placed into the target register, and if the mask bit is 0 the associated bit in the target register remains unchanged); or
- ANDed with a mask before being placed into the target register.

The Rotate Left instructions allow right-rotation of the contents of a register to be performed (in concept) by a left-rotation of $64-\mathrm{n}$, where n is the number of bits by which to rotate right. They allow right-rotation of the contents of the low-order 32 bits of a register to be performed (in concept) by a left-rotation of 32-n, where n is the number of bits by which to rotate right.

| Rotate Left Word Immediate then AND |  |  |
| :---: | :---: | :---: |
| with M |  | M-form |
| rlwinm | RA,RS,SH,MB,ME | ( $\mathrm{Rc}=0$ ) |
| rlwinm. | RA,RS,SH,MB,ME | (Rc=1) |


| 21 | RS | RA | SH | MB | ME | Rc |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 | 26 |

```
n}\leftarrow\textrm{SH
r}\leftarrow\mp@subsup{\textrm{ROTL}}{32}{((RS) 32:63, n)
m}\leftarrowMASK (MB+32, ME+32
RA}\leftarrowr&
```

The contents of register RS are rotated ${ }_{32}$ left SH bits. A mask is generated having 1-bits from bit MB+32 through bit ME +32 and 0 -bits elsewhere. The rotated data are ANDed with the generated mask and the result is placed into register RA.

## Special Registers Altered:

CRO
(if $\mathrm{Rc}=1$ )

## Extended Mnemonics:

Examples of extended mnemonics for Rotate Left Word Immediate then AND with Mask:

## Extended:

| extlwi | $R x, R y, n, b$ |
| :--- | :--- |
| srwi | $R x, R y, n$ |
| clrrwi | $R x, R y, n$ |

## Equivalent to:

rlwinm Rx,Ry,b,0,n-1
rlwinm Rx,Ry,32-n,n,31
rlwinm Rx,Ry, $0,0,31-n$

## Programming Note

Let RSL represent the low-order 32 bits of register RS, with the bits numbered from 0 through 31.
rlwinm can be used to extract an n-bit field that starts at bit position $b$ in RSL, right-justified into the low-order 32 bits of register RA (clearing the remaining 32-n bits of the low-order 32 bits of RA), by setting $\mathrm{SH}=\mathrm{b}+\mathrm{n}, \mathrm{MB}=32-\mathrm{n}$, and $\mathrm{ME}=31$. It can be used to extract an n-bit field that starts at bit position b in RSL, left-justified into the low-order 32 bits of register RA (clearing the remaining 32-n bits of the low-order 32 bits of RA), by setting $\mathrm{SH}=\mathrm{b}$, $M B=0$, and $M E=n-1$. It can be used to rotate the contents of the low-order 32 bits of a register left (right) by $n$ bits, by setting $\mathrm{SH}=\mathrm{n}(32-\mathrm{n}), \mathrm{MB}=0$, and $M E=31$. It can be used to shift the contents of the low-order 32 bits of a register right by n bits, by setting $\mathrm{SH}=32-\mathrm{n}, \mathrm{MB}=\mathrm{n}$, and $\mathrm{ME}=31$. It can be used to clear the high-order $b$ bits of the low-order 32 bits of the contents of a register and then shift the result left by n bits, by setting $\mathrm{SH}=\mathrm{n}, \mathrm{MB}=\mathrm{b}-\mathrm{n}$, and $M E=31-n$. It can be used to clear the low-order $n$ bits of the low-order 32 bits of a register, by setting $S H=0, M B=0$, and $M E=31-n$.

For all the uses given above, the high-order 32 bits of register RA are cleared.
Extended mnemonics are provided for all of these uses; see Appendix D, "Assembler Extended Mnemonics" on page 317.

## Rotate Left Word then AND with Mask M-form

| rlwnm | RA, RS, RB,MB,ME | $(\mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| rlwnm. | $R A, R S, R B, M B, M E$ | $(R \mathrm{Rc}=1)$ |


| 23 | RS | RA | RB | MB | ME | Rc |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 | 11 | 16 | 21 | 26 |
| 31 |  |  |  |  |  |  |

$$
\begin{aligned}
& n \leftarrow(\mathrm{RB})_{59:}: 63 \\
& r \leftarrow \mathrm{ROTL}_{32}\left((\mathrm{RS})_{32: 63 \prime} \mathrm{n}\right) \\
& m \leftarrow \operatorname{MASK}(\mathrm{MB}+32, \operatorname{ME}+32) \\
& \mathrm{RA} \leftarrow \mathrm{r} \& \mathrm{~m}
\end{aligned}
$$

The contents of register RS are rotated ${ }_{32}$ left the number of bits specified by $(\mathrm{RB})_{59: 63}$. A mask is generated having 1-bits from bit MB+32 through bit ME+32 and 0 -bits elsewhere. The rotated data are ANDed with the generated mask and the result is placed into register RA.

## Special Registers Altered:

## CR0

(if $\mathrm{Rc}=1$ )

## Extended Mnemonics:

Example of extended mnemonics for Rotate Left Word then AND with Mask:

| Extended: | Equivalent to: |
| :--- | :--- |
| rotlw $\quad R x, R y, R z$ | rlwnm $\quad R x, R y, R z, 0,31$ |

## Programming Note

Let RSL represent the low-order 32 bits of register RS, with the bits numbered from 0 through 31.
rlwnm can be used to extract an n-bit field that starts at variable bit position b in RSL, right-justified into the low-order 32 bits of register RA (clearing the remaining $32-\mathrm{n}$ bits of the low-order 32 bits of RA), by setting $R_{59: 63}=b+n, M B=32-n$, and $\mathrm{ME}=31$. It can be used to extract an $n$-bit field that starts at variable bit position $b$ in RSL, left-justified into the low-order 32 bits of register RA (clearing the remaining 32-n bits of the low-order 32 bits of $R A$ ), by setting $R B_{59 \cdot 63}=b, M B=0$, and $M E=n-1$. It can be used to rotate the contents of the low-order 32 bits of a register left (right) by variable $n$ bits, by setting $\mathrm{RB}_{59: 63}=\mathrm{n}(32-\mathrm{n}), \mathrm{MB}=0$, and $\mathrm{ME}=31$.

For all the uses given above, the high-order 32 bits of register RA are cleared.

Extended mnemonics are provided for some of these uses; see Appendix D, "Assembler Extended Mnemonics" on page 317.

## Rotate Left Word Immediate then Mask Insert M-form

| rlwimi | $R A, R S, S H, M B, M E$ | $(R c=0)$ |
| :--- | :--- | :--- |
| rlwimi. | $R A, R S, S H, M B, M E$ | $(R c=1)$ |


| 20 | RS | RA | SH | MB | ME | Rc |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 |  |  |  |

$$
\begin{aligned}
& n \leftarrow S H \\
& r \leftarrow \operatorname{ROTL}_{32}\left((R S){ }_{32: 63,} n\right) \\
& m \leftarrow M A S K(M B+32, M E+32) \\
& R A \leftarrow r \& m \quad(R A) \& \neg_{m}
\end{aligned}
$$

The contents of register RS are rotated ${ }_{32}$ left SH bits. A mask is generated having 1 -bits from bit $\mathrm{MB}+32$ through bit ME+32 and 0-bits elsewhere. The rotated data are inserted into register RA under control of the generated mask.

## Special Registers Altered:

CRO

## Extended Mnemonics:

Example of extended mnemonics for Rotate Left Word Immediate then Mask Insert:

## Extended:

## Equivalent to:

inslwi Rx,Ry,n,b
rlwimi Rx,Ry,32-b,b,b+n-1

## Programming Note

Let RAL represent the low-order 32 bits of register RA, with the bits numbered from 0 through 31.
rlwimi can be used to insert an n-bit field that is left-justified in the low-order 32 bits of register RS, into RAL starting at bit position $b$, by setting $\mathrm{SH}=32-\mathrm{b}, \mathrm{MB}=\mathrm{b}$, and $\mathrm{ME}=(\mathrm{b}+\mathrm{n})-1$. It can be used to insert an n-bit field that is right-justified in the low-order 32 bits of register RS, into RAL starting at bit position $b$, by setting $\mathrm{SH}=32-(\mathrm{b}+\mathrm{n}), \mathrm{MB}=\mathrm{b}$, and $\mathrm{ME}=(\mathrm{b}+\mathrm{n})-1$.

Extended mnemonics are provided for both of these uses; see Appendix D, "Assembler Extended Mnemonics" on page 317.

### 3.3.13.1.1 64-bit Fixed-Point Rotate Instructions [Category: 64-Bit]

## Rotate Left Doubleword Immediate then Clear Left MD-form

| rldicl | $R A, R S, S H, M B$ | $(R c=0)$ |
| :--- | :--- | :--- |
| rldicl. | $R A, R S, S H, M B$ | $(R c=1)$ |


| $30$ | RS | ${ }_{11} \text { RA }$ | ${ }_{16} \mathrm{sh}$ | $21 \mathrm{mb}$ | 0 27 | sh 30 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

```
n}\leftarrows\mp@subsup{h}{5}{}||s\mp@subsup{h}{0:4}{
r}\leftarrow\mp@subsup{\operatorname{ROTL}}{64}{((RS),n)
b}\leftarrow\mp@subsup{\textrm{mb}}{5}{}|\mp@subsup{\textrm{mb}}{0:4}{4
m}\leftarrow\operatorname{MASK}(\textrm{b},63
RA}\leftarrowr&
```

The contents of register RS are rotated ${ }_{64}$ left SH bits. A mask is generated having 1 -bits from bit MB through bit 63 and 0-bits elsewhere. The rotated data are ANDed with the generated mask and the result is placed into register RA.
Special Registers Altered:
CR0
(if $R c=1$ )

## Extended Mnemonics:

Examples of extended mnemonics for Rotate Left Doubleword Immediate then Clear Left:

| Extended: |  |
| :--- | :--- |
| extrdi | $R x, R y, n, b$ |
| srdi | $R x, R y, n$ |
| clrldi | $R x, R y, n$ |

Equivalent to:
rldicl Rx,Ry,b+n,64-n
rldicl Rx,Ry,64-n,n
rldicl Rx,Ry,0,n

Rotate Left Doubleword Immediate then Clear Right MD-form

| rldicr | RA, RS, $\mathrm{SH}, \mathrm{ME}$ | $(\mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| rldicr. | $\mathrm{RA}, \mathrm{RS}, \mathrm{SH}, \mathrm{ME}$ | $(\mathrm{Rc}=1)$ |


| 30 | RS | RA | sh | me | 1 | sh | Rc |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 |  | 37 |

```
n}\leftarrow\mp@subsup{\textrm{sh}}{5}{}||s\mp@subsup{h}{0:4}{
r}\leftarrow\mp@subsup{\operatorname{ROTL}}{64}{((RS),n)
e}\leftarrow\mp@subsup{\textrm{me}}{5}{}|{\mp@subsup{|}{0:4}{0
m}\leftarrow\operatorname{MASK}(0, e
RA}\leftarrow\textrm{r}&\textrm{m
```

The contents of register RS are rotated 64 left SH bits. A mask is generated having 1 -bits from bit 0 through bit ME and 0 -bits elsewhere. The rotated data are ANDed with the generated mask and the result is placed into register RA.
Special Registers Altered:
(if $\mathrm{Rc}=1$ )

## Extended Mnemonics:

Examples of extended mnemonics for Rotate Left Doubleword Immediate then Clear Right:

| Extended: |  | Equivalent to: |  |
| :--- | :--- | :--- | :--- |
| extldi | $R x, R y, n, b$ | rldicr | $R x, R y, b, n-1$ |
| sldi | $R x, R y, n$ | rldicr | $R x, R y, n, 63-n$ |
| clrrdi | $R x, R y, n$ | rldicr | $R x, R y, 0,63-n$ |

## Programming Note

rldicr can be used to extract an n-bit field that starts at bit position b in register RS, left-justified into register RA (clearing the remaining 64-n bits of RA), by setting $S H=b$ and $M E=n-1$. It can be used to rotate the contents of a register left (right) by $n$ bits, by setting $S H=n(64-n)$ and $M E=63$. It can be used to shift the contents of a register left by $n$ bits, by setting $\mathrm{SH}=\mathrm{n}$ and $\mathrm{ME}=63-\mathrm{n}$. It can be used to clear the low-order $n$ bits of a register, by setting $\mathrm{SH}=0$ and $\mathrm{ME}=63-\mathrm{n}$.

Extended mnemonics are provided for all of these uses (some devolve to rldicl); see Appendix D, "Assembler Extended Mnemonics" on page 317.

## Rotate Left Doubleword Immediate then Clear MD-form

| rldic | RA,RS,SH,MB RA,RS,SH,MB |  |  |  | $\begin{aligned} & (R c=0) \\ & (R c=1) \end{aligned}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| rldic. |  |  |  |  |  |  |  |
| 30 | RS | RA | sh | mb | 2 | sh | Rc |
| 0 | 6 | 11 | 16 | 21 | 27 | 30 | 31 |

$$
\begin{aligned}
& n \leftarrow \operatorname{sh}_{5} \| \operatorname{sh}_{0: 4} \\
& r \leftarrow \operatorname{ROTL}_{64}((\mathrm{RS}), \mathrm{n}) \\
& \mathrm{b} \leftarrow \mathrm{mb}_{5} \mid \mathrm{mb}_{0: 4} \\
& \mathrm{~m} \leftarrow \operatorname{MASK}\left(\mathrm{~b}, \mathrm{In}_{\mathrm{n}}\right) \\
& \mathrm{RA} \leftarrow \mathrm{r} \& \mathrm{~m}
\end{aligned}
$$

The contents of register RS are rotated ${ }_{64}$ left SH bits. A mask is generated having 1 -bits from bit MB through bit 63-SH and 0-bits elsewhere. The rotated data are ANDed with the generated mask and the result is placed into register RA.

## Special Registers Altered:

CRO
(if $\mathrm{Rc}=1$ )

## Extended Mnemonics:

Example of extended mnemonics for Rotate Left Doubleword Immediate then Clear:

## Extended:

clrlsidi Rx,Ry,b,n

## Equivalent to:

rldic Rx,Ry,n,b-n

## Programming Note

rldic can be used to clear the high-order $b$ bits of the contents of a register and then shift the result left by $n$ bits, by setting $\mathrm{SH}=\mathrm{n}$ and $\mathrm{MB}=\mathrm{b}-\mathrm{n}$. It can be used to clear the high-order $n$ bits of a register, by setting $\mathrm{SH}=0$ and $\mathrm{MB}=\mathrm{n}$.

Extended mnemonics are provided for both of these uses (the second devolves to rldicl); see Appendix D, "Assembler Extended Mnemonics" on page 317.

Rotate Left Doubleword then Clear Left MDS-form

| rldcl | RA,RS,RB,MB RA,RS,RB,MB |  |  |  | ( $\mathrm{Rc}=0$ ) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| rldcl. |  |  |  |  |  | c=1) |
| 30 | RS | RA | RB | mb | 8 | Rc |
| 0 | 6 | 11 | 16 |  | 27 | 31 |

```
n}\leftarrow(\textrm{RB}\mp@subsup{)}{58:63}{
r}\leftarrow\mp@subsup{\operatorname{ROTL}}{64}{(}(\textrm{RS}),n
b}\leftarrow\mp@subsup{\textrm{mb}}{5}{}|\mp@subsup{\textrm{mb}}{0:4}{4
m}\leftarrow\operatorname{MASK (b, 63)
RA}\leftarrow\textrm{r}&\textrm{m
```

The contents of register RS are rotated ${ }_{64}$ left the number of bits specified by $(\mathrm{RB})_{58: 63}$. A mask is generated having 1-bits from bit MB through bit 63 and 0-bits elsewhere. The rotated data are ANDed with the generated mask and the result is placed into register RA.

## Special Registers Altered:

CRO
(if $\mathrm{Rc}=1$ )

## Extended Mnemonics:

Example of extended mnemonics for Rotate Left Doubleword then Clear Left:

| Extended: | Equivalent to: |
| :--- | :--- |
| rotld $R x, R y, R z$ | rldcl $\quad R x, R y, R z, 0$ |

## Programming Note

rldcl can be used to extract an n-bit field that starts at variable bit position $b$ in register RS, right-justified into register RA (clearing the remaining 64-n bits of RA), by setting $R B_{58: 63}=b+n$ and $M B=64-n$. It can be used to rotate the contents of a register left (right) by variable $n$ bits, by setting $\mathrm{RB}_{58: 63}=\mathrm{n}$ ( $64-n$ ) and MB=0.

Extended mnemonics are provided for some of these uses; see Appendix D, "Assembler Extended Mnemonics" on page 317.

## Rotate Left Doubleword then Clear Right <br> MDS-form

| rldcr | RA, RS, RB,ME | $(\mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| rldcr. | RA,RS,RB,ME | $(\mathrm{Rc}=1)$ |


| 30 | RS | RA | RB | me | ${ }^{9}$ | Rc |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 | 27 |

```
n}\leftarrow(\textrm{RB})58:6
r}\leftarrow\mp@subsup{ROTL}{64}{((RS), n)
e}\leftarrow\mp@subsup{\textrm{me}}{5}{}|\mp@subsup{\textrm{me}}{0:4}{4
m}\leftarrow\operatorname{MASK}(0, e
RA}\leftarrowr&
```

The contents of register RS are rotated ${ }_{64}$ left the number of bits specified by $(\mathrm{RB})_{58: 63}$. A mask is generated having 1-bits from bit 0 through bit ME and 0-bits elsewhere. The rotated data are ANDed with the generated mask and the result is placed into register RA.

## Special Registers Altered:

## CRO

(if $R c=1$ )

## Programming Note

rldcr can be used to extract an n-bit field that starts at variable bit position b in register RS, left-justified into register RA (clearing the remaining 64-n bits of RA), by setting $R B_{58: 63}=b$ and $M E=n-1$. It can be used to rotate the contents of a register left (right) by variable n bits, by setting $\mathrm{RB}_{58: 63}=\mathrm{n}$ (64-n) and ME=63.
Extended mnemonics are provided for some of these uses (some devolve to rldcl); see Appendix D, "Assembler Extended Mnemonics" on page 317.

## Rotate Left Doubleword Immediate then Mask Insert <br> MD-form

| rldimi | $\mathrm{RA}, \mathrm{RS}, \mathrm{SH}, \mathrm{MB}$ | $(\mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| ridimi. | $\mathrm{RA}, \mathrm{RS}, \mathrm{SH}, \mathrm{MB}$ | $(\mathrm{Rc}=1)$ |


| 30 | RS | RA | sh | mb | 3 | sh | Rc |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 | 27 | 30 |
| 31 |  |  |  |  |  |  |  |

$$
\begin{aligned}
& \mathrm{n} \leftarrow \mathrm{sh}_{5}| | \mathrm{sh}_{0}: 4 \\
& \mathrm{r} \leftarrow \mathrm{ROTL}_{64}((\mathrm{RS}), \mathrm{n}) \\
& \mathrm{b} \leftarrow \mathrm{mb}_{5} \mid \mathrm{mb}_{0}: 4 \\
& \mathrm{~m} \leftarrow \mathrm{MASK}\left(\mathrm{~b}, \mathrm{Dn}_{\mathrm{n}}\right. \\
& \mathrm{RA} \leftarrow \mathrm{r} \& \mathrm{~m} \mid(\mathrm{RA}) \&\urcorner_{\mathrm{m}}
\end{aligned}
$$

The contents of register RS are rotated 64 left SH bits. A mask is generated having 1-bits from bit MB through bit $63-\mathrm{SH}$ and 0 -bits elsewhere. The rotated data are inserted into register RA under control of the generated mask.

## Special Registers Altered:

CRO
(if $\mathrm{Rc}=1$ )

## Extended Mnemonics:

Example of extended mnemonics for Rotate Left Doubleword Immediate then Mask Insert:

## Extended:

insrdi Rx,Ry,n,b

Equivalent to:
rldimi $R x, R y, 64-(b+n), b$

## Programming Note

rldimi can be used to insert an n-bit field that is right-justified in register RS, into register RA starting at bit position $b$, by setting $\mathrm{SH}=64-(\mathrm{b}+\mathrm{n})$ and $M B=b$.

An extended mnemonic is provided for this use; see Appendix D, "Assembler Extended Mnemonics" on page 317.

### 3.3.13.2 Fixed-Point Shift Instructions

The instructions in this section perform left and right shifts.

## Extended mnemonics for shifts

Immediate-form logical (unsigned) shift operations are obtained by specifying appropriate masks and shift values for certain Rotate instructions. A set of extended mnemonics is provided to make coding of such shifts simpler and easier to understand. Some of these are shown as examples with the Rotate instructions. See Appendix D, "Assembler Extended Mnemonics" on page 317 for additional extended mnemonics.

| Shift Left Word |  |  |  |  | X-form |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| slw | RA,RS,RB |  |  |  | ( $\mathrm{Rc}=0$ ) |  |
| slw. |  | S,RB |  |  |  | =1) |
| 31 | RS | RA | RB |  | 24 | Rc |
| 0 | 6 | 11 | 16 | 21 |  | 31 |

```
n}\leftarrow(\textrm{RB}\mp@subsup{)}{59:63}{
r}\leftarrow\mp@subsup{ROTL 32 ((RS) 32:63, n)}{n}{\prime
if (RB) 58 = 0 then
    m}\leftarrowMASK(32, 63-n
else m}\leftarrow\mp@subsup{}{}{64}
RA}\leftarrowr&
```

The contents of the low-order 32 bits of register RS are shifted left the number of bits specified by $(\mathrm{RB})_{58: 63}$. Bits shifted out of position 32 are lost. Zeros are supplied to the vacated positions on the right. The 32-bit result is placed into $\mathrm{RA}_{32: 63}$. $\mathrm{RA}_{0: 31}$ are set to zero. Shift amounts from 32 to 63 give a zero result.
Special Registers Altered: CRO
(if $\mathrm{Rc}=1$ )

## Programming Note

Any Shift Right Algebraic instruction, followed by addze, can be used to divide quickly by $2^{n}$. The setting of the CA bit by the Shift Right Algebraic instructions is independent of mode.

## Programming Note

Multiple-precision shifts can be programmed as shown in Section E.1, "Multiple-Precision Shifts" on page 331.

| Shift Right Word |  |  |  |  | X-form |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| srw | RA,RS,RB |  |  |  | ( $\mathrm{Rc}=0$ ) |  |
| srw. | RA, | S,RB |  |  |  | =1) |
| 31 | RS | RA | RB |  | 536 | Rc |
| 0 | 6 | 11 | 16 | 21 |  | 31 |

```
n}\leftarrow(\textrm{RB}\mp@subsup{)}{59:63}{
r}\leftarrow\mp@subsup{\textrm{ROTL}}{32}{}((RS) 32:63, 64-n
if (RB) 58 = 0 then
    m}\leftarrow\operatorname{MASK}(n+32,63
else m}\leftarrow\mp@subsup{}{}{64}
RA}\leftarrow\textrm{r}&\textrm{m
```

The contents of the low-order 32 bits of register RS are shifted right the number of bits specified by $(\mathrm{RB})_{58: 63}$. Bits shifted out of position 63 are lost. Zeros are supplied to the vacated positions on the left. The 32-bit result is placed into $\mathrm{RA}_{32: 63}$. $\mathrm{RA}_{0: 31}$ are set to zero. Shift amounts from 32 to 63 give a zero result.
Special Registers Altered:
CRO
(if $\mathrm{Rc}=1$ )

## Shift Right Algebraic Word Immediate

## $X$-form

|  |  | X-form |
| :--- | :--- | ---: |
| srawi | RA,RS,SH | $(\mathrm{Rc}=0)$ |
| srawi. | $\mathrm{RA}, \mathrm{RS}, \mathrm{SH}$ | $(\mathrm{Rc}=1)$ |


| 31 | ${ }_{6}$ RS | ${ }_{11}$ RA | ${ }_{16}$ SH |  | 824 | Rc |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 |  |  |  |  |

```
n}\leftarrow\textrm{SH
r}\leftarrow\mp@subsup{\textrm{ROTL}}{32}{((RS) 32:63, 64-n)
m}\leftarrow\operatorname{MASK}(n+32, 63
s}\leftarrow(\textrm{RS}\mp@subsup{)}{32}{
RA}\leftarrow\textrm{r&m}\(\mp@subsup{}{}{64}\textrm{s})&\mp@subsup{7}{m}{m
CA}\leftarrow\textrm{s}&((r&\neg\textrm{m})32:63\not=0
```

The contents of the low-order 32 bits of register RS are shifted right SH bits. Bits shifted out of position 63 are lost. Bit 32 of RS is replicated to fill the vacated positions on the left. The 32-bit result is placed into $R A_{32: 63}$. Bit 32 of $R S$ is replicated to fill $R A_{0: 31}$. CA is set to 1 if the low-order 32 bits of (RS) contain a negative number and any 1-bits are shifted out of position 63; otherwise CA is set to 0 . A shift amount of zero causes RA to receive EXTS $\left((\mathrm{RS})_{32: 63}\right)$, and CA to be set to 0 .

## Special Registers Altered:

CA
CRO
(if $\mathrm{Rc}=1$ )

Shift Right Algebraic Word
X-form

| sraw | RA,RS,RB RA,RS,RB |  |  |  | $(\mathrm{Rc}=0$$(\mathrm{Rc}=1)$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| sraw. |  |  |  |  |  |  |
| $31$ | ${ }_{6} \mathrm{RS}$ | ${ }_{11} \mathrm{RA}$ | ${ }_{16} \mathrm{RB}$ | 21 | 792 | Rc 31 |

$$
\begin{aligned}
& n \leftarrow(R B)_{59: 63} \\
& r \leftarrow R O T L_{32}\left((R S)_{32: 63,} 64-n\right) \\
& \text { if }(R B)_{58}=0 \text { then } \\
& \quad m \leftarrow \text { MASK }(n+32,63) \\
& \text { else } m \leftarrow 640 \\
& S \leftarrow(R S)_{32} \\
& R A \leftarrow r \& m \mid\left({ }^{64} s\right) \& \neg m \\
& C A \leftarrow S \&((r \& \neg m) 32: 63 \neq 0)
\end{aligned}
$$

The contents of the low-order 32 bits of register RS are shifted right the number of bits specified by (RB) $)_{58: 63}$. Bits shifted out of position 63 are lost. Bit 32 of RS is replicated to fill the vacated positions on the left. The 32 -bit result is placed into $\mathrm{RA}_{32: 63}$. Bit 32 of RS is replicated to fill $R A_{0: 31}$. CA is set to 1 if the low-order 32 bits of (RS) contain a negative number and any 1-bits are shifted out of position 63; otherwise CA is set to 0 . A shift amount of zero causes RA to receive EXTS((RS) $\left.{ }_{32: 63}\right)$, and CA to be set to 0 . Shift amounts from 32 to 63 give a result of 64 sign bits, and cause CA to receive the sign bit of $(\mathrm{RS})_{32: 63}$.
Special Registers Altered:
CA
CRO
(if $\mathrm{Rc}=1$ )

### 3.3.13.2.1 64-bit Fixed-Point Shift Instructions [Category: 64-Bit]



The contents of register RS are shifted left the number of bits specified by $(R B)_{57: 63}$. Bits shifted out of position 0 are lost. Zeros are supplied to the vacated positions on the right. The result is placed into register RA. Shift amounts from 64 to 127 give a zero result.

Special Registers Altered: CRO
(if $\mathrm{Rc}=1$ )

## Shift Right Algebraic Doubleword Immediate <br> XS-form

| sradi | $R A, R S, S H$ | $(R c=0)$ |
| :--- | :--- | :--- |
| sradi. | $R A, R S, S H$ | $(R c=1)$ |



$$
\begin{aligned}
& n \leftarrow \mathrm{sh}_{5} \| \mathrm{sh}_{0}: 4 \\
& \mathrm{r} \leftarrow \mathrm{ROTL}_{66}((\mathrm{RS}), 64-\mathrm{n}) \\
& \mathrm{m} \leftarrow \mathrm{MASK}(\mathrm{n}, 63) \\
& \mathrm{s} \leftarrow(\mathrm{RS})_{0} \\
& \left.\mathrm{RA} \leftarrow \mathrm{r} \& \mathrm{~m} \mid\left({ }^{64} \mathrm{~s}\right) \&\right\urcorner_{\mathrm{m}} \\
& \mathrm{CA} \leftarrow \mathrm{~s} \&((\mathrm{r} \& \mathrm{~m}) \neq 0)
\end{aligned}
$$

The contents of register RS are shifted right SH bits. Bits shifted out of position 63 are lost. Bit 0 of RS is replicated to fill the vacated positions on the left. The result is placed into register RA. CA is set to 1 if (RS) is negative and any 1 -bits are shifted out of position 63; otherwise CA is set to 0 . A shift amount of zero causes RA to be set equal to (RS), and CA to be set to 0 .

## Special Registers Altered:

## CA

CRO
(if $\mathrm{Rc}=1$ )

```
(RB) 58:63
r}\leftarrow\mp@subsup{\textrm{ROTL}}{64}{((RS), 64-n)
    (RB) 57 = 0 then
    se m}\leftarrow\mp@subsup{}{}{640
```

The contents of register RS are shifted right the number of bits specified by $(\mathrm{RB})_{57: 63}$. Bits shifted out of position 63 are lost. Zeros are supplied to the vacated positions on the left. The result is placed into register RA. Shift amounts from 64 to 127 give a zero result.

## Special Registers Altered:

CRO
(if $\mathrm{Rc}=1$ )

## Shift Right Algebraic Doubleword X-form



$$
\begin{aligned}
& \mathrm{n} \leftarrow(\mathrm{RB})_{58: 63} \\
& r \leftarrow \operatorname{ROTL}_{64}((\mathrm{RS}), 64-\mathrm{n}) \\
& \text { if }(\mathrm{RB})_{57}=0 \text { then } \\
& \mathrm{m} \leftarrow \operatorname{MASK}(\mathrm{n}, 63) \\
& \text { else } m \leftarrow{ }^{64} 0 \\
& s \leftarrow(\mathrm{RS})_{0} \\
& \left.R A \leftarrow r \& m \mid\left({ }^{64} s\right) \&\right\urcorner m \\
& C A \leftarrow s \&((r \&\urcorner m) \neq 0)
\end{aligned}
$$

The contents of register RS are shifted right the number of bits specified by $(R B)_{57: 63}$. Bits shifted out of position 63 are lost. Bit 0 of RS is replicated to fill the vacated positions on the left. The result is placed into register RA. CA is set to 1 if (RS) is negative and any 1 -bits are shifted out of position 63; otherwise CA is set to 0 . A shift amount of zero causes RA to be set equal to (RS), and CA to be set to 0 . Shift amounts from 64 to 127 give a result of 64 sign bits in RA, and cause CA to receive the sign bit of (RS).
Special Registers Altered:
CA
CRO
(if $\mathrm{Rc}=1$ )

### 3.3.14 Move To/From System Register Instructions

The Move To Condition Register Fields instruction has a preferred form; see Section 1.8.1, "Preferred Instruction Forms" on page 19. In the preferred form, the FXM field satisfies the following rule.
■ Exactly one bit of the FXM field is set to 1 .

## Extended mnemonics

Extended mnemonics are provided for the mtspr and mfspr instructions so that they can be coded with the

SPR name as part of the mnemonic rather than as a numeric operand. An extended mnemonic is provided for the mtcrf instruction for compatibility with old software (written for a version of the architecture that precedes Version 2.00) that uses it to set the entire Condition Register. Some of these extended mnemonics are shown as examples with the relevant instructions. See Appendix D, "Assembler Extended Mnemonics" on page 317 for additional extended mnemonics.

## Move To Special Purpose Register



```
n}\leftarrow\mp@subsup{\operatorname{spr}}{5:9}{|| spr 0:4
if length(SPR(n)) = 64 then
    SPR(n) \leftarrow (RS)
else
    SPR(n) \leftarrow(RS) 32:63
```

The SPR field denotes a Special Purpose Register, encoded as shown in the table below. The contents of register RS are placed into the designated Special Purpose Register. For Special Purpose Registers that are 32 bits long, the low-order 32 bits of RS are placed into the SPR.

| decimal | SPR <br> $\mathbf{s p r}_{5: 9}$ spr $_{0: 4}$ | Register <br> Name |
| :---: | :---: | :---: |
| 1 | 0000000001 | XER |
| 8 | 0000001000 | LR |
| 9 | 0000001001 | CTR |
| 256 | 0100000000 | VRSAVE $^{2}$ |
| 512 | 1000000000 | SPEFSCR $^{3}$ |
| 896 | 1110000000 | PPR $^{4}$ |
|  | Note that the order of the two 5-bit halves |  |
| 2 | of the SPR number is reversed. |  |
| 2 | Category: Embedded and Vector (<E> |  |
| 3 | see Programming Note in Section 3.2.4). |  |
| 4 | Category: SPE. |  |
| 4 | Category: Server. |  |

If the SPR field contains any value other than one of the values shown above then one of the following occurs.
■ The system illegal instruction error handler is invoked.
■ The system privileged instruction error handler is invoked.

- The results are boundedly undefined.

A complete description of this instruction can be found in Book III.

## Special Registers Altered:

See above

## Extended Mnemonics:

Examples of extended mnemonics for Move To Special Purpose Register:

| Extended: |  | Equivalent to: |  |
| :--- | :--- | :--- | :--- |
| mtxer | $R x$ | $m t s p r$ | 1,Rx |
| mtlr | $R x$ | $m t s p r$ | $8, R x$ |
| mtctr | $R x$ | $m t s p r$ | $9, R x$ |

## Compiler and Assembler Note

For the mtspr and mfspr instructions, the SPR number coded in assembler language does not appear directly as a 10-bit binary number in the instruction. The number coded is split into two 5-bit halves that are reversed in the instruction, with the high-order 5 bits appearing in bits 16:20 of the instruction and the low-order 5 bits in bits 11:15.

## Move From Special Purpose Register

XFX-form
mfspr RT,SPR

| 31 | RT |  | spr |  | 339 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 |  | 21 |

$\mathrm{n} \leftarrow \operatorname{spr}_{5: 9} \| \operatorname{spr}_{0: 4}$
if length $(\operatorname{SPR}(\mathrm{n}))=64$ then
$R T \leftarrow \operatorname{SPR}(n)$
else
$R T \leftarrow{ }^{32} 0 \| \operatorname{SPR}(\mathrm{n})$
The SPR field denotes a Special Purpose Register, encoded as shown in the table below. The contents of the designated Special Purpose Register are placed into register RT. For Special Purpose Registers that are 32 bits long, the low-order 32 bits of RT receive the contents of the Special Purpose Register and the high-order 32 bits of RT are set to zero.

| decimal | $\begin{gathered} \text { SPR }^{1} \\ \text { spr }_{5: 9} \text { spr }_{0: 4} \end{gathered}$ | Register Name |
| :---: | :---: | :---: |
| 1 | 0000000001 | XER |
| 8 | 0000001000 | LR |
| 9 | 0000001001 | CTR |
| 256 | 0100000000 | VRSAVE ${ }^{2}$ |
| 260 | 0100000100 | SPRG4 ${ }^{3}$ |
| 261 | 0100000101 | SPRG5 ${ }^{3}$ |
| 262 | 0100000110 | SPRG6 ${ }^{3}$ |
| 263 | 0100000111 | SPRG7 ${ }^{3}$ |
| 268 | 0100001100 | TB4 |
| 269 | 0100001101 | TBU ${ }^{4}$ |
| 512 | 1000000000 | SPEFSCR ${ }^{5}$ |
| 526 | 1000001110 | ATB ${ }^{4,6}$ |
| 527 | 1000001111 | ATBU $^{4,6}$ |
| 896 | 1110000000 | PPR ${ }^{7}$ |
| 1 Note that the order of the two 5-bit halves of the SPR number is reversed. <br> 2 Category: Embedded and Vector (<E> see Programming Note in Section 3.2.4). <br> 3 Category: Embedded. <br> 4 See Chapter 4 of Book II. <br> 5 Category: SPE. <br> 6 Category: Alternate Time Base. <br> 7 Category: Server. |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |

If the SPR field contains any value other than one of the values shown above then one of the following occurs.
■ The system illegal instruction error handler is invoked.

- The system privileged instruction error handler is invoked.
■ The results are boundedly undefined.
A complete description of this instruction can be found in Book III.


## Special Registers Altered:

None

## Extended Mnemonics:

Examples of extended mnemonics for Move From Special Purpose Register:

| Extend: |  | Equivalent to: |  |
| :--- | :--- | :--- | :--- |
| mfxer | $R x$ | $m f s p r$ | $R x, 1$ |
| $m f l r$ | $R x$ | $m f s p r$ | $R x, 8$ |
| $m f c t r$ | $R x$ | $m f s p r$ | $R x, 9$ |

[ Note
See the Notes that appear with mtspr.

## Move To Condition Register Fields

 XFX-formmtcrf $\quad$ FXM,RS

| 31 | RS | 0 | FXM | $!$ |  | 144 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 |  | 11 | 12 |  |


The contents of bits 32:63 of register RS are placed into the Condition Register under control of the field mask specified by FXM. The field mask identifies the 4-bit fields affected. Let i be an integer in the range $0-7$. If $\mathrm{FXM}_{\mathrm{i}}=1$ then CR field i (CR bits $4 \times \mathrm{i}+32: 4 \times \mathrm{i}+35$ ) is set to the contents of the corresponding field of the low-order 32 bits of RS.

## Special Registers Altered:

CR fields selected by mask

## Extended Mnemonics:

Example of extended mnemonics for Move To Condition Register Fields:

\[

\]

## Programming Note

In the preferred form of this instruction (mtocrf), only one Condition Register field is updated.

Move From Condition Register XFX-form

```
mfcr
RT
```



$$
\mathrm{RT} \leftarrow{ }^{32} 0 \| \mathrm{CR}
$$

The contents of the Condition Register are placed into $R T_{32: 63} . \mathrm{RT}_{0: 31}$ are set to 0 .

Special Registers Altered:
None

## Move To One Condition Register Field XFX-form

mtocrf FXM,RS
[Category: Phased-In]

| 31 | RS | 1 | FXM | 1 | 144 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 12 | 20 | 21 |  |

```
count \leftarrow 
do i = 0 to 7
    if FXM }=1\mathrm{ then
        n}\leftarrow\textrm{i
        count }\leftarrow\mathrm{ count + 1
if count = 1 then
    CR}4\timesn+32:4\timesn+35 \leftarrow (RS) 4\timesn+32:4\timesn+35
else CR }\leftarrow\mathrm{ undefined
```

If exactly one bit of the FXM field is set to 1 , let n be the position of that bit in the field ( $0 \leq n \leq 7$ ). The contents of bits $4 \times n+32: 4 \times n+35$ of register RS are placed into CR field $n$ (CR bits $4 \times n+32: 4 \times n+35$ ). Otherwise, the contents of the Condition Register are undefined.

## Special Registers Altered:

CR field selected by FXM

## Programming Note

These forms of the mtcrf and $\boldsymbol{m f c r}$ instructions are intended to replace the old forms of the instructions (the forms shown in page 89), which will eventually be phased out of the architecture. The new forms are backward compatible with most processors that comply with versions of the architecture that precede Version 2.00. On those processors, the new forms are treated as the old forms.

However, on some processors that comply with versions of the architecture that precede Version 2.00 the new forms may be treated as follows:
mtocrf: may cause the system illegal instruction error handler to be invoked
mfocrf: may place an undefined value into register RT

## Move From One Condition Register Field XFX-form

mfocrf RT,FXM
[Category: Phased-In]

| 31 | RT | 1 | FXM | 1 | 19 | 19 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 12 | 20 | 21 |  |

```
RT \leftarrow undefined
count }\leftarrow
do i = 0 to 7
    if FXM 
        n}\leftarrow
        count \leftarrow count + 1
if count = 1 then
    RT
```

If exactly one bit of the FXM field is set to 1 , let $n$ be the position of that bit in the field $(0 \leq n \leq 7)$. The contents of CR field $n(C R$ bits $4 \times n+32: 4 \times n+35)$ are placed into bits $4 \times n+32: 4 \times n+35$ of register RT and the contents of the remaining bits of register RT are undefined. Otherwise, the contents of register RT are undefined.

## Special Registers Altered:

None

## Move to Condition Register from XER X-form

3.3.14.1 Move To/From System Registers [Category: Embedded]
mcrxr BF

| 31 | BF | // | I/I | I/I |  | 512 |
| :---: | :---: | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 | 9 | 11 | 16 | 21 |

$\mathrm{CR}_{4 \times \mathrm{BF}+32: 4 \times \mathrm{BF}+35} \leftarrow \mathrm{XER}_{32: 35}$
$\mathrm{XER}_{32}: 35 \leftarrow 0$ 0.0000
The contents of $X^{2} R_{32: 35}$ are copied to Condition Register field BF. XER ${ }_{32: 35}$ are set to zero.

## Special Registers Altered:

CR field BF XER $32: 35$

## Move To Device Control Register User-mode Indexed

## $X$-form

mtdcrux RS,RA

| 31 | RS | RA | I/I |  | 419 | $/$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | 11 | 16 | 21 |  |
| 31 |  |  |  |  |  |  |

DCRN $\leftarrow$ (RA)
DCR (DCRN) $\leftarrow$ RS
Let the contents of register RA denote a Device Control Register. (The supported Device Control Registers are implementation-dependent.)

The contents of RS are placed into the designated Device Control Register. For 32-bit Device Control Registers, the contents of bits 32:63 of RS are placed into the Device Control Register.

See "Move To Device Control Register Indexed X-form" on page 526 in Book III for more information on this instruction.

## Special Registers Altered:

Implementation-dependent

## Move From Device Control Register User-mode Indexed X-form

mfdcrux RT,RA

| 31 | RT | RA | //I | 291 | $/$ |
| :--- | :--- | :--- | :--- | :--- | :--- |


| Move | om | D I | rect |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mfapidi | RT, |  |  |  |  |  |
| $31$ | $6 \quad \mathrm{RT}$ | $11 \mathrm{RA}$ | $1{ }^{\prime \prime} / 1 /$ | 21 | 275 | 1 <br> 31 |

$R T \leftarrow$ implementation-dependent value based on (RA)
The contents of RA are provided to any auxiliary processors that may be present. A value, that is implemen-tation-dependent, is placed in RT.
Special Registers Altered:
None

## Programming Note

This instruction is provided as a mechanism for software to query the presence and configuration of one or more auxiliary processors. See the implementation for details on the behavior of this instruction.

| 0 | 6 | 11 | 16 | 21 | 31 |
| :--- | :--- | :--- | :--- | :--- | :--- |

DCRN $\leftarrow$ (RA)
$\mathrm{RT} \leftarrow \mathrm{DCR}(\mathrm{DCRN})$
Let the contents of register RA denote a Device Control Register. (The supported Device Control Registers are implementation-dependent.)

The contents of the designated Device Control Register are placed into RT. For 32-bit Device Control Registers, the contents of bits 32:63 of the designated Device Control Register are placed into RT.

See "Move From Device Control Register Indexed X-form" on page 527 in Book III for more information on this instruction.

## Special Registers Altered:

Implementation-dependent

## Chapter 4. Floating-Point Processor [Category: Floating-Point]

### 4.1 Floating-Point Processor Overview. 9

4.2 Floating-Point Processor Registers 94
4.2.1 Floating-Point Registers . . . . . . 94
4.2.2 Floating-Point Status and Control Register95
4.3 Floating-Point Data ..... 97
4.3.1 Data Format. ..... 97
4.3.2 Value Representation ..... 98
4.3.3 Sign of Result ..... 99
4.3.4 Normalization and Denormalization ..... 100
4.3.5 Data Handling and Precision ..... 100
4.3.5.1 Single-Precision Operands ..... 100
4.3.5.2 Integer-Valued Operands ..... 101
4.3.6 Rounding ..... 101
4.4 Floating-Point Exceptions ..... 102
4.4.1 Invalid Operation Exception ..... 104
4.4.1.1 Definition. ..... 104
4.4.1.2 Action ..... 104
4.4.2 Zero Divide Exception ..... 105
4.4.2.1 Definition. ..... 105
4.4.2.2 Action ..... 105
4.4.3 Overflow Exception ..... 105
4.4.3.1 Definition ..... 105
4.4.3.2 Action ..... 105
4.4.4 Underflow Exception ..... 106
4.4.4.1 Definition. ..... 106
4.4.4.2 Action ..... 106
4.4.5 Inexact Exception ..... 107
4.4.5.1 Definition ..... 107
4.4.5.2 Action ..... 107
4.5 Floating-Point Execution Models ..... 107

This chapter describes the registers and instructions that make up the Floating-Point Processor facility.

The processor (augmented by appropriate software support, where required) implements a floating-point

### 4.1 Floating-Point Processor Overview

4.5.1 Execution Model for IEEE Opera- tions. ..... 107
4.5.2 Execution Model for Multiply-Add Type Instructions ..... 109
4.6 Floating-Point Processor Instructions .110
4.6.1 Floating-Point Storage AccessInstructions111
4.6.1.1 Storage Access Exceptions ..... 111
4.6.2 Floating-Point Load Instructions ..... 111
4.6.3 Floating-Point Store Instructions ..... 114
4.6.4 Floating-Point Move Instructions ..... 118
4.6.5 Floating-Point Arithmetic Instructions119
4.6.5.1 Floating-Point Elementary Arith- metic Instructions ..... 119
4.6.5.2 Floating-Point Multiply-Add Instruc-tions . . . . . . . . . . . . . . . . . . . . . . . . . . . 123
4.6.6 Floating-Point Rounding and Conver- sion Instructions ..... 125
4.6.6.1 Floating-Point Rounding Instruction ..... 125
4.6.6.2 Floating-Point Convert To/From Integer Instructions ..... 125
4.6.6.3 Floating Round to Integer Instruc-tions [Category: Floating-Point.Phased-In]127
4.6.7 Floating-Point Compare Instructions129
4.6.8 Floating-Point Select Instruction. 130
4.6.9 Floating-Point Status and ControlRegister Instructions130
system compliant with the ANSI/IEEE Standard 754-1985, "IEEE Standard for Binary Floating-Point Arithmetic" (hereafter referred to as "the IEEE standard"). That standard defines certain required "operations" (addition, subtraction, etc.). Herein, the term "floating-point operation" is used to refer to one of these required operations and to additional operations defined (e.g., those performed by Multiply-Add or

Reciprocal Estimate instructions). A Non-IEEE mode is also provided. This mode, which may produce results not in strict compliance with the IEEE standard, allows shorter latency.

Instructions are provided to perform arithmetic, rounding, conversion, comparison, and other operations in floating-point registers; to move floating-point data between storage and these registers; and to manipulate the Floating-Point Status and Control Register explicitly.
These instructions are divided into two categories.

- computational instructions

The computational instructions are those that perform addition, subtraction, multiplication, division, extracting the square root, rounding, conversion, comparison, and combinations of these operations. These instructions provide the floating-point operations. They place status information into the Floating-Point Status and Control Register. They are the instructions described in Sections 4.6.5 through 4.6.7.

■ non-computational instructions
The non-computational instructions are those that perform loads and stores, move the contents of a floating-point register to another floating-point register possibly altering the sign, manipulate the Floating-Point Status and Control Register explicitly, and select the value from one of two float-ing-point registers based on the value in a third floating-point register. The operations performed by these instructions are not considered float-ing-point operations. With the exception of the instructions that manipulate the Floating-Point Status and Control Register explicitly, they do not alter the Floating-Point Status and Control Register. They are the instructions described in Sections 4.6.2 through 4.6.4, and 4.6.9.

A floating-point number consists of a signed exponent and a signed significand. The quantity expressed by this number is the product of the significand and the number $2^{\text {exponent. Encodings are provided in the data }}$ format to represent finite numeric values, $\pm$ Infinity, and values that are "Not a Number" ( NaN ). Operations involving infinities produce results obeying traditional mathematical conventions. NaNs have no mathematical interpretation. Their encoding permits a variable diagnostic information field. They may be used to indicate such things as uninitialized variables and can be produced by certain invalid operations.

There is one class of exceptional events that occur during instruction execution that is unique to the Float-ing-Point Processor: the Floating-Point Exception. Floating-point exceptions are signaled with bits set in the Floating-Point Status and Control Register (FPSCR). They can cause the system floating-point
enabled exception error handler to be invoked, precisely or imprecisely, if the proper control bits are set.

## Floating-Point Exceptions

The following floating-point exceptions are detected by the processor:

| - Invalid Operation Exception | (VX) |
| :---: | :---: |
| SNaN | (VXSNAN) |
| Infinity-Infinity | (VXISI) |
| Infinity - Infinity | (VXIDI) |
| Zero - Zero | (VXZDZ) |
| Infinity $\times$ Zero | (VXIMZ) |
| Invalid Compare | (VXVC) |
| Software-Defined Condition | (VXSOFT) |
| Invalid Square Root | (VXSQRT) |
| Invalid Integer Convert | (VXCVI) |
| ■ Zero Divide Exception | (ZX) |
| ■ Overflow Exception | (OX) |
| - Underflow Exception | (UX) |
| - Inexact Exception | (XX) |

Each floating-point exception, and each category of Invalid Operation Exception, has an exception bit in the FPSCR. In addition, each floating-point exception has a corresponding enable bit in the FPSCR. See Section 4.2.2, "Floating-Point Status and Control Register" on page 95 for a description of these exception and enable bits, and Section 4.4, "Floating-Point Exceptions" on page 102 for a detailed discussion of floating-point exceptions, including the effects of the enable bits.

### 4.2 Floating-Point Processor Registers

### 4.2.1 Floating-Point Registers

Implementations of this architecture provide 32 float-ing-point registers (FPRs). The floating-point instruction formats provide 5-bit fields for specifying the FPRs to be used in the execution of the instruction. The FPRs are numbered 0-31. See Figure 44 on page 95.

Each FPR contains 64 bits that support the float-ing-point double format. Every instruction that interprets the contents of an FPR as a floating-point value uses the floating-point double format for this interpretation.
The computational instructions, and the Move and Select instructions, operate on data located in FPRs and, with the exception of the Compare instructions, place the result value into an FPR and optionally (when $\mathrm{Rc}=1$ ) place status information into the Condition Register. Instruction forms with Rc=1 are part of Category: Floating-Point.Record.

Load Double and Store Double instructions are provided that transfer 64 bits of data between storage and the FPRs with no conversion. Load Single instructions are provided to transfer and convert floating-point values in floating-point single format from storage to the same value in floating-point double format in the FPRs. Store Single instructions are provided to transfer and convert floating-point values in floating-point double format from the FPRs to the same value in floating-point single format in storage.
Instructions are provided that manipulate the Float-ing-Point Status and Control Register and the Condition Register explicitly. Some of these instructions copy data from an FPR to the Floating-Point Status and Control Register or vice versa.

The computational instructions and the Select instruction accept values from the FPRs in double format. For single-precision arithmetic instructions, all input values must be representable in single format; if they are not, the result placed into the target FPR, and the setting of status bits in the FPSCR and in the Condition Register (if $R c=1$ ), are undefined.

| FPR 0 |  |
| :---: | :---: |
| FPR 1 |  |
| $\ldots$ |  |
| $\cdots$ | FPR 30 |
| FPR 31 |  |
| 0 |  |

Figure 44. Floating-Point Registers

### 4.2.2 Floating-Point Status and Control Register

The Floating-Point Status and Control Register (FPSCR) controls the handling of floating-point exceptions and records status resulting from the float-ing-point operations. Bits $32: 55$ are status bits. Bits 56:63 are control bits.

The exception bits in the FPSCR (bits 35:44, 53:55) are sticky; that is, once set to 1 they remain set to 1 until they are set to 0 by an mcrfs, mtfsfi, mtfsf, or mtfsb0 instruction. The exception summary bits in the FPSCR (FX, FEX, and VX, which are bits 32:34) are not considered to be "exception bits", and only FX is sticky.

FEX and VX are simply the ORs of other FPSCR bits. Therefore these two bits are not listed among the FPSCR bits affected by the various instructions.

| FPSCR |  |  |
| :--- | :--- | :---: |
| 32 | 63 |  |

Figure 45. Floating-Point Status and Control Register
The bit definitions for the FPSCR are as follows.

## Bit(s) Description

This bit is the OR of all the Invalid Operation exception bits. mcrfs, mtfsfi, mtfsf, mtfsbO, and mtfsb1 cannot alter FPSCR ${ }_{\mathrm{Vx}}$ explicitly.
$37 \quad$ Floating-Point Zero Divide Exception (ZX)
See Section 4.4.2, "Zero Divide Exception" on page 105.
38
Floating-Point Exception Summary (FX)
Every floating-point instruction, except mtfsfi and $\boldsymbol{m t f s f}$, implicitly sets FPSCR $_{\text {FX }}$ to 1 if that instruction causes any of the floating-point exception bits in the FPSCR to change from 0 to 1. merfs, mtfsfi, mtfsf, mtfsb0, and mtfsb1 can alter FPSCR $_{\text {FX }}$ explicitly.

## Programming Note

FPSCR $_{\text {FX }}$ is defined not to be altered implicitly by mtfsfi and mtfsf because permitting these instructions to alter FPSCR $_{\text {FX }}$ implicitly could cause a paradox. An example is an mtfsfi or mtfsf instruction that supplies 0 for FPSCR $_{\text {FX }}$ and 1 for FPSCR $_{\mathrm{OX}}$, and is executed when $\mathrm{FPSCR}_{\mathrm{OX}}=0$. See also the Programming Notes with the definition of these two instructions.

Floating-Point Enabled Exception Summary (FEX)
This bit is the OR of all the floating-point exception bits masked by their respective enable bits. mcrfs, mtfsfi, mtfsf, mtfsbO, and mtfsb1 cannot alter FPSCR ${ }_{\text {FEX }}$ explicitly.
Floating-Point Invalid Operation Exception

Floating-Point Overflow Exception (OX)
See Section 4.4.3, "Overflow Exception" on page 105.
Floating-Point Underflow Exception (UX)
See Section 4.4.4, "Underflow Exception" on page 106.

Floating-Point Inexact Exception (XX)

See Section 4.4.5, "Inexact Exception" on page 107.

FPSCR $_{\text {XX }}$ is a sticky version of FPSCR $_{\text {FI }}$ (see below). Thus the following rules completely describe how FPSCR $_{X X}$ is set by a given instruction.

- If the instruction affects FPSCR $_{\text {Fl }}$, the new value of FPSCR $_{X X}$ is obtained by ORing the old value of FPSCR $_{X X}$ with the new value of FPSCR ${ }_{F I}$.
■ If the instruction does not affect FPSCR $_{\text {FI }}$, the value of $\mathrm{FPSCR}_{X X}$ is unchanged.
Floating-Point Invalid Operation Exception (SNaN) (VXSNAN)
See Section 4.4.1, "Invalid Operation Exception" on page 104.
Floating-Point Invalid Operation Exception $(\infty-\infty)$ (VXISI)
See Section 4.4.1.
$41 \quad$ Floating-Point Invalid Operation Exception ( $\infty \div \infty$ ) (VXIDI)
See Section 4.4.1.
$42 \quad$ Floating-Point Invalid Operation Exception ( $0 \div 0$ ) (VXZDZ)
See Section 4.4.1.
$43 \quad$ Floating-Point Invalid Operation Exception $(\infty \times 0)$ (VXIMZ)
See Section 4.4.1.
$44 \quad$ Floating-Point Invalid Operation Exception (Invalid Compare) (VXVC)
See Section 4.4.1.

47:51 Floating-Point Result Flags (FPRF)
Arithmetic, rounding, and Convert From Integer instructions set this field based on the result placed into the target register and on the target precision, except that if any portion of the result is undefined then the value placed into FPRF is undefined. Floating-point Compare instructions set this field based on the relative values of the operands being compared. For Convert To Integer instructions, the
value placed into FPRF is undefined. Additional details are given below.

## Programming Note

A single-precision operation that produces a denormalized result sets FPRF to indicate a denormalized number. When possible, single-precision denormalized numbers are represented in normalized double format in the target register.

Floating-Point Result Class Descriptor (C)
Arithmetic, rounding, and Convert From Integer instructions may set this bit with the FPCC bits, to indicate the class of the result as shown in Figure 46 on page 97.

## Floating-Point Invalid Operation Exception

 (Software-Defined Condition)
## (VXSOFT)

This bit can be altered only by mcrfs, mtfsfi, $\boldsymbol{m t f s f}$, mtfsb0, or mtfsb1. See Section 4.4.1.

## Programming Note

FPSCR $_{\text {VXSOFT }}$ can be used by software to indicate the occurrence of an arbitrary, software-defined, condition that is to be treated as an Invalid Operation Exception. For example, the bit could be set by a program that computes a base 10 logarithm if the supplied input is negative.

54 Floating-Point Invalid Operation Exception (Invalid Square Root) (VXSQRT)
See Section 4.4.1.
$55 \quad$ Floating-Point Invalid Operation Exception (Invalid Integer Convert) (VXCVI)
See Section 4.4.1.
Floating-Point Invalid Operation Exception Enable (VE)
See Section 4.4.1.
Floating-Point Overflow Exception Enable (OE)
See Section 4.4.3, "Overflow Exception" on page 105.
Floating-Point Underflow Exception Enable (UE)
See Section 4.4.4, "Underflow Exception" on page 106.

Floating-Point Zero Divide Exception Enable (ZE)
See Section 4.4.2, "Zero Divide Exception" on page 105.
Floating-Point Inexact Exception Enable (XE)
See Section 4.4.5, "Inexact Exception" on page 107.

## Floating-Point Non-IEEE Mode (NI)

Floating-point non-IEEE mode is optional. If floating-point non-IEEE mode is not implemented, this bit is treated as reserved, and the remainder of the definition of this bit does not apply.
If floating-point non-IEEE mode is implemented, this bit has the following meaning.
0 The processor is not in floating-point non-IEEE mode (i.e., all floating-point operations conform to the IEEE standard).
1 The processor is in floating-point non-IEEE mode.

When the processor is in floating-point non-IEEE mode, the remaining FPSCR bits may have meanings different from those given in this document, and floating-point operations need not conform to the IEEE standard. The effects of executing a given floating-point instruction with $\mathrm{FPSCR}_{\mathrm{NI}}=1$, and any additional requirements for using non-IEEE mode, are implementation-dependent. The results of executing a given instruction in non-IEEE mode may vary between implementations, and between different executions on the same implementation.

> Programming Note
> When the processor is in floating-point non-IEEE mode, the results of floating-point operations may be approximate, and performance for these operations may be better, more predictable, or less data-dependent than when the processor is not in non-IEEE mode. For example, in non-IEEE mode an implementation may return 0 instead of a denormalized number, and may return a large number instead of an infinity.
> Floating-Point Rounding Control (RN) See Section 4.3.6, "Rounding" on page 101.
> 00 Round to Nearest
> 01 Round toward Zero
> 10 Round toward +Infinity
> 11 Round toward -Infinity

Figure 46. Floating-Point Result Flags

### 4.3 Floating-Point Data

### 4.3.1 Data Format

This architecture defines the representation of a float-ing-point value in two different binary fixed-length formats. The format may be a 32-bit single format for a single-precision value or a 64-bit double format for a double-precision value. The single format may be used for data in storage. The double format may be used for data in storage and for data in floating-point registers.
The lengths of the exponent and the fraction fields differ between these two formats. The structure of the single and double formats is shown below.

| S | EXP | FRACTION |
| :--- | :--- | :--- |
| 3233 | 41 | 63 |

Figure 47. Floating-point single format

| $S$ | EXP |  | FRACTION |
| :--- | :--- | :--- | :--- |
| 0 | 1 |  | 12 |

Figure 48. Floating-point double format
Values in floating-point format are composed of three fields:

```
S sign bit
EXP exponent+bias
FRACTION fraction
```

Representation of numeric values in the floating-point formats consists of a sign bit (S), a biased exponent (EXP), and the fraction portion (FRACTION) of the significand. The significand consists of a leading implied bit concatenated on the right with the FRACTION. This leading implied bit is 1 for normalized numbers and 0 for denormalized numbers and is located in the unit bit position (i.e., the first bit to the left of the binary point). Values representable within the two floating-point formats can be specified by the parameters listed in Figure 49.

|  | Format |  |
| :--- | :---: | :---: |
|  | Single | Double |
| Exponent Bias | +127 | +1023 |
| Maximum Exponent | +127 | +1023 |
| Minimum Exponent | -126 | -1022 |
|  |  |  |
| Widths (bits) |  |  |
| $\quad$ Format | 32 | 64 |
| Sign | 1 | 1 |
| Exponent | 8 | 11 |
| Fraction | 23 | 52 |
| Significand | 24 | 53 |
|  |  |  |

Figure 49. IEEE floating-point fields
The architecture requires that the FPRs of the Float-ing-Point Processor support the floating-point double format only.

### 4.3.2 Value Representation

This architecture defines numeric and non-numeric values representable within each of the two supported formats. The numeric values are approximations to the real numbers and include the normalized numbers, denormalized numbers, and zero values. The non-numeric values representable are the infinities and the Not a Numbers ( NaNs ). The infinities are adjoined to the real numbers, but are not numbers themselves, and the standard rules of arithmetic do not hold when they are used in an operation. They are related to the real numbers by order alone. It is possible however to define restricted operations among numbers and infini-
ties as defined below. The relative location on the real number line for each of the defined entities is shown in Figure 50.


Figure 50. Approximation to real numbers
The NaNs are not related to the numeric values or infinities by order or value but are encodings used to convey diagnostic information such as the representation of uninitialized variables.

The following is a description of the different float-ing-point values defined in the architecture:

## Binary floating-point numbers

Machine representable values used as approximations to real numbers. Three categories of numbers are supported: normalized numbers, denormalized numbers, and zero values.

## Normalized numbers ( $\pm$ NOR)

These are values that have a biased exponent value in the range:

> 1 to 254 in single format
> 1 to 2046 in double format

They are values in which the implied unit bit is 1 . Normalized numbers are interpreted as follows:

$$
\mathrm{NOR}=(-1)^{\mathrm{S}} \times 2^{\mathrm{E}} \times \text { (1.fraction) }
$$

where $s$ is the sign, $E$ is the unbiased exponent, and 1.fraction is the significand, which is composed of a leading unit bit (implied bit) and a fraction part.
The ranges covered by the magnitude ( M ) of a normalized floating-point number are approximately equal to:

Single Format:

$$
1.2 \times 10^{-38} \leq M \leq 3.4 \times 10^{38}
$$

Double Format:

$$
2.2 \times 10^{-308} \leq M \leq 1.8 \times 10^{308}
$$

## Zero values ( $\pm 0$ )

These are values that have a biased exponent value of zero and a fraction value of zero. Zeros can have a positive or negative sign. The sign of zero is ignored by comparison operations (i.e., comparison regards +0 as equal to -0 ).

## Denormalized numbers ( $\pm$ DEN)

These are values that have a biased exponent value of zero and a nonzero fraction value. They are nonzero numbers smaller in magnitude than the representable normalized numbers. They are values in which the implied unit bit is 0 . Denormalized numbers are interpreted as follows:

$$
\text { DEN }=(-1)^{s} \times 2^{\operatorname{Emin}} \times(0 . \text { fraction })
$$

## 98 <br> Power ISA ${ }^{\text {TM }}$-- Book I

where Emin is the minimum representable exponent value (-126 for single-precision, -1022 for double-precision).

Infinities ( $\pm \infty$ )
These are values that have the maximum biased exponent value:

255 in single format
2047 in double format
and a zero fraction value. They are used to approximate values greater in magnitude than the maximum normalized value.

Infinity arithmetic is defined as the limiting case of real arithmetic, with restricted operations defined among numbers and infinities. Infinities and the real numbers can be related by ordering in the affine sense:

$$
-\infty<\text { every finite number }<+\infty
$$

Arithmetic on infinities is always exact and does not signal any exception, except when an exception occurs due to the invalid operations as described in Section 4.4.1, "Invalid Operation Exception" on page 104.

For comparison operations, +Infinity compares equal to +Infinity and -Infinity compares equal to -Infinity.
Not a Numbers ( NaNs )
These are values that have the maximum biased exponent value and a nonzero fraction value. The sign bit is ignored (i.e., NaNs are neither positive nor negative). If the high-order bit of the fraction field is 0 then the NaN is a Signaling NaN ; otherwise it is a Quiet NaN .

Signaling NaNs are used to signal exceptions when they appear as operands of computational instructions.

Quiet NaNs are used to represent the results of certain invalid operations, such as invalid arithmetic operations on infinities or on NaNs, when Invalid Operation Exception is disabled (FPSCR ${ }_{\mathrm{VE}}=0$ ). Quiet NaNs propagate through all floating-point operations except ordered comparison, Floating Round to Single-Precision, and conversion to integer. Quiet NaNs do not signal exceptions, except for ordered comparison and conversion to integer operations. Specific encodings in QNaNs can thus be preserved through a sequence of floating-point operations, and used to convey diagnostic information to help identify results from invalid operations.

When a QNaN is the result of a floating-point operation because one of the operands is a NaN or because a QNaN was generated due to a disabled Invalid Operation Exception, then the following rule is applied to determine the NaN with the high-order fraction bit set to 1 that is to be stored as the result.

```
if (FRA) is a NaN
    then FRT \leftarrow(FRA)
    else if (FRB) is a NaN
        then if instruction is frsp
```

$$
\begin{aligned}
& \text { then } \mathrm{FRT} \leftarrow(\mathrm{FRB})_{0: 34} \|^{29} 0 \\
& \text { else } \mathrm{FRT} \leftarrow(\mathrm{FR} R) \\
& \text { else if }(\mathrm{FRC}) \text { is a } \mathrm{NaN} \\
& \text { then } \mathrm{FRT} \leftarrow(\mathrm{FRC}) \\
& \text { else if generated QNaN } \\
& \text { then } \mathrm{FRT} \leftarrow \text { generated QNaN }
\end{aligned}
$$

If the operand specified by FRA is a NaN , then that NaN is stored as the result. Otherwise, if the operand specified by FRB is a NaN (if the instruction specifies an FRB operand), then that NaN is stored as the result, with the low-order 29 bits of the result set to 0 if the instruction is frsp. Otherwise, if the operand specified by FRC is a NaN (if the instruction specifies an FRC operand), then that NaN is stored as the result. Otherwise, if a QNaN was generated due to a disabled Invalid Operation Exception, then that QNaN is stored as the result. If a QNaN is to be generated as a result, then the QNaN generated has a sign bit of 0 , an exponent field of all 1 s , and a high-order fraction bit of 1 with all other fraction bits 0 . Any instruction that generates a QNaN as the result of a disabled Invalid Operation Exception generates this QNaN (i.e., 0x7FF8_0000_0000_0000).

A double-precision NaN is considered to be representable in single format if and only if the low-order 29 bits of the double-precision NaN's fraction are zero.

### 4.3.3 Sign of Result

The following rules govern the sign of the result of an arithmetic, rounding, or conversion operation, when the operation does not yield an exception. They apply even when the operands or results are zeros or infinities.

- The sign of the result of an add operation is the sign of the operand having the larger absolute value. If both operands have the same sign, the sign of the result of an add operation is the same as the sign of the operands. The sign of the result of the subtract operation $x-y$ is the same as the sign of the result of the add operation $\mathrm{x}+(-\mathrm{y})$.

When the sum of two operands with opposite sign, or the difference of two operands with the same sign, is exactly zero, the sign of the result is positive in all rounding modes except Round toward -Infinity, in which mode the sign is negative.

■ The sign of the result of a multiply or divide operation is the Exclusive OR of the signs of the operands.

- The sign of the result of a Square Root or Reciprocal Square Root Estimate operation is always positive, except that the square root of -0 is -0 and the reciprocal square root of -0 is -Infinity.
■ The sign of the result of a Round to Single-Precision, or Convert From Integer, or Round to Integer operation is the sign of the operand being converted.

For the Multiply-Add instructions, the rules given above are applied first to the multiply operation and then to the add or subtract operation (one of the inputs to the add or subtract operation is the result of the multiply operation).

### 4.3.4 Normalization and Denormalization

The intermediate result of an arithmetic or frsp instruction may require normalization and/or denormalization as described below. Normalization and denormalization do not affect the sign of the result.

When an arithmetic or rounding instruction produces an intermediate result which carries out of the significand, or in which the significand is nonzero but has a leading zero bit, it is not a normalized number and must be normalized before it is stored. For the carry-out case, the significand is shifted right one bit, with a one shifted into the leading significand bit, and the exponent is incremented by one. For the leading-zero case, the significand is shifted left while decrementing its exponent by one for each bit shifted, until the leading significand bit becomes one. The Guard bit and the Round bit (see Section 4.5.1, "Execution Model for IEEE Operations" on page 107) participate in the shift with zeros shifted into the Round bit. The exponent is regarded as if its range were unlimited.

After normalization, or if normalization was not required, the intermediate result may have a nonzero significand and an exponent value that is less than the minimum value that can be represented in the format specified for the result. In this case, the intermediate result is said to be "Tiny" and the stored result is determined by the rules described in Section 4.4.4, "Underflow Exception". These rules may require denormalization.
A number is denormalized by shifting its significand right while incrementing its exponent by 1 for each bit shifted, until the exponent is equal to the format's minimum value. If any significant bits are lost in this shifting process then "Loss of Accuracy" has occurred (See Section 4.4.4, "Underflow Exception" on page 106) and Underflow Exception is signaled.

### 4.3.5 Data Handling and Precision

Most of the Floating-Point Processor Architecture, including all computational, Move, and Select instructions, use the floating-point double format to represent data in the FPRs. Single-precision and integer-valued operands may be manipulated using double-precision operations. Instructions are provided to coerce these values from a double format operand. Instructions are also provided for manipulations which do not require double-precision. In addition, instructions are provided
to access a true single-precision representation in storage, and a fixed-point integer representation in GPRs.

### 4.3.5.1 Single-Precision Operands

For single format data, a format conversion from single to double is performed when loading from storage into an FPR and a format conversion from double to single is performed when storing from an FPR to storage. No floating-point exceptions are caused by these instructions. An instruction is provided to explicitly convert a double format operand in an FPR to single-precision. Floating-point single-precision is enabled with four types of instruction.

## 1. Load Floating-Point Single

This form of instruction accesses a single-precision operand in single format in storage, converts it to double format, and loads it into an FPR. No floating-point exceptions are caused by these instructions.

## 2. Round to Floating-Point Single-Precision

The Floating Round to Single-Precision instruction rounds a double-precision operand to single-precision, checking the exponent for single-precision range and handling any exceptions according to respective enable bits, and places that operand into an FPR in double format. For results produced by single-precision arithmetic instructions, sin-gle-precision loads, and other instances of the Floating Round to Single-Precision instruction, this operation does not alter the value.
3. Single-Precision Arithmetic Instructions

This form of instruction takes operands from the FPRs in double format, performs the operation as if it produced an intermediate result having infinite precision and unbounded exponent range, and then coerces this intermediate result to fit in single format. Status bits, in the FPSCR and optionally in the Condition Register, are set to reflect the sin-gle-precision result. The result is then converted to double format and placed into an FPR. The result lies in the range supported by the single format.
All input values must be representable in single format; if they are not, the result placed into the target FPR, and the setting of status bits in the FPSCR and in the Condition Register (if $\mathrm{Rc}=1$ ), are undefined.

## 4. Store Floating-Point Single

This form of instruction converts a double-precision operand to single format and stores that operand into storage. No floating-point exceptions are caused by these instructions. (The value being stored is effectively assumed to be the result of an instruction of one of the preceding three types.)

When the result of a Load Floating-Point Single, Floating Round to Single-Precision, or single-precision arithmetic instruction is stored in an FPR, the low-order 29 FRACTION bits are zero.

## Programming Note

The Floating Round to Single-Precision instruction is provided to allow value conversion from dou-ble-precision to single-precision with appropriate exception checking and rounding. This instruction should be used to convert double-precision float-ing-point values (produced by double-precision load and arithmetic instructions and by fcfid) to sin-gle-precision values prior to storing them into single format storage elements or using them as operands for single-precision arithmetic instructions. Values produced by single-precision load and arithmetic instructions are already single-precision values and can be stored directly into single format storage elements, or used directly as operands for single-precision arithmetic instructions, without preceding the store, or the arithmetic instruction, by a Floating Round to Single-Precision instruction.

## Programming Note

A single-precision value can be used in double-precision arithmetic operations. The reverse is true only if the double-precision value is representable in single format.

Some implementations may execute single-precision arithmetic instructions faster than double-precision arithmetic instructions. Therefore, if double-precision accuracy is not required, sin-gle-precision data and instructions should be used.

### 4.3.5.2 Integer-Valued Operands

Instructions are provided to round floating-point operands to integer values in floating-point format. To facilitate exchange of data between the floating-point and fixed-point processors, instructions are provided to convert between floating-point double format and fixed-point integer format in an FPR. Computation on integer-valued operands may be performed using arithmetic instructions of the required precision. (The results may not be integer values.) The two groups of instructions provided specifically to support integer-valued operands are described below.

## 1. Floating Round to Integer

The Floating Round to Integer instructions round a double-precision operand to an integer value in floating-point double format. These instructions may cause Invalid Operation (VXSNAN) exceptions. See Sections 4.3.6 and 4.5.1 for more information about rounding.
2. Floating Convert To/From Integer

The Floating Convert To Integer instructions convert a double-precision operand to a 32-bit or 64-bit signed fixed-point integer format. Variants are provided both to perform rounding based on the value of FPSCR $_{\text {RN }}$ and to round toward zero. These instructions may cause Invalid Operation (VXSNaN, VXCVI) and Inexact exceptions. The Floating Convert From Integer instruction converts a 64-bit signed fixed-point integer to a double-precision floating-point integer. Because of the limitations of the source format, only an Inexact exception may be generated.

### 4.3.6 Rounding

The material in this section applies to operations that have numeric operands (i.e., operands that are not infinities or NaNs ). Rounding the intermediate result of such an operation may cause an Overflow Exception, an Underflow Exception, or an Inexact Exception. The remainder of this section assumes that the operation causes no exceptions and that the result is numeric. See Section 4.3.2, "Value Representation" and Section 4.4, "Floating-Point Exceptions" for the cases not covered here.

The Arithmetic and Rounding and Conversion instructions round their intermediate results. With the exception of the Estimate instructions, these instructions produce an intermediate result that can be regarded as having infinite precision and unbounded exponent range. All but two groups of these instructions normalize or denormalize the intermediate result prior to rounding and then place the final result into the target FPR in double format. The Floating Round to Integer and Floating Convert To Integer instructions with biased exponents ranging from 1022 through 1074 are prepared for rounding by repetitively shifting the significand right one position and incrementing the biased exponent until it reaches a value of 1075. (Intermediate results with biased exponents 1075 or larger are already integers, and with biased exponents 1021 or less round to zero.) After rounding, the final result for Floating Round to Integer is normalized and put in double format, and for Floating Convert To Integer is converted to a signed fixed-point integer.
FPSCR bits FR and FI generally indicate the results of rounding. Each of the instructions which rounds its intermediate result sets these bits. If the fraction is incremented during rounding then FR is set to 1 , otherwise $F R$ is set to 0 . If the result is inexact then FI is set to 1 , otherwise Fl is set to zero. The Round to Integer instructions are exceptions to this rule, setting FR and Fl to 0 . The Estimate instructions set FR and FI to undefined values. The remaining floating-point instructions do not alter FR and FI.

Four user-selectable rounding modes are provided through the Floating-Point Rounding Control field in the

FPSCR. See Section 4.2.2, "Floating-Point Status and Control Register". These are encoded as follows.

```
RN Rounding Mode
00 Round to Nearest
0 1 ~ R o u n d ~ t o w a r d ~ Z e r o ~
10 Round toward +Infinity
11 Round toward -Infinity
```

Let $Z$ be the intermediate arithmetic result or the operand of a convert operation. If $Z$ can be represented exactly in the target format, then the result in all rounding modes is $Z$ as represented in the target format. If $Z$ cannot be represented exactly in the target format, let $Z 1$ and $Z 2$ bound $Z$ as the next larger and next smaller numbers representable in the target format. Then Z1 or Z2 can be used to approximate the result in the target format.

Figure 51 shows the relation of $Z, Z 1$, and $Z 2$ in this case. The following rules specify the rounding in the four modes. "LSB" means "least significant bit".


Figure 51. Selection of Z1 and Z2

## Round to Nearest

Choose the value that is closer to $\mathrm{Z}(\mathrm{Z} 1$ or Z 2$)$. In case of a tie, choose the one that is even (least significant bit 0).

## Round toward Zero

Choose the smaller in magnitude (Z1 or Z2).

## Round toward +Infinity

Choose Z1.
Round toward -Infinity Choose Z2.

See Section 4.5.1, "Execution Model for IEEE Operations" on page 107 for a detailed explanation of rounding.

### 4.4 Floating-Point Exceptions

This architecture defines the following floating-point exceptions:

■ Invalid Operation Exception<br>SNaN<br>Infinity-Infinity<br>Infinity:-Infinity<br>Zero $\div$ Zero<br>Infinity×Zero<br>Invalid Compare<br>Software-Defined Condition<br>Invalid Square Root<br>Invalid Integer Convert<br>■ Zero Divide Exception<br>- Overflow Exception<br>- Underflow Exception<br>■ Inexact Exception

These exceptions, other than Invalid Operation Exception due to Software-Defined Condition, may occur during execution of computational instructions. An Invalid Operation Exception due to Software-Defined Condition occurs when a Move To FPSCR instruction sets FPSCR ${ }_{\text {VXSOFT }}$ to 1.

Each floating-point exception, and each category of Invalid Operation Exception, has an exception bit in the FPSCR. In addition, each floating-point exception has a corresponding enable bit in the FPSCR. The exception bit indicates occurrence of the corresponding exception. If an exception occurs, the corresponding enable bit governs the result produced by the instruction and, in conjunction with the FE0 and FE1 bits (see page 103), whether and how the system floating-point enabled exception error handler is invoked. (In general, the enabling specified by the enable bit is of invoking the system error handler, not of permitting the exception to occur. The occurrence of an exception depends only on the instruction and its inputs, not on the setting of any control bits. The only deviation from this general rule is that the occurrence of an Underflow Exception may depend on the setting of the enable bit.)
A single instruction, other than mtfsfi or mtfsf, may set more than one exception bit only in the following cases:
■ Inexact Exception may be set with Overflow Exception.

- Inexact Exception may be set with Underflow Exception.
■ Invalid Operation Exception ( SNaN ) is set with Invalid Operation Exception ( $\infty \times 0$ ) for Multiply-Add instructions for which the values being multiplied are infinity and zero and the value being added is an SNaN .
■ Invalid Operation Exception (SNaN) may be set with Invalid Operation Exception (Invalid Compare) for Compare Ordered instructions.
- Invalid Operation Exception (SNaN) may be set with Invalid Operation Exception (Invalid Integer Convert) for Convert To Integer instructions.

When an exception occurs the writing of a result to the target register may be suppressed or a result may be delivered, depending on the exception.
The writing of a result to the target register is suppressed for the following kinds of exception, so that there is no possibility that one of the operands is lost:
■ Enabled Invalid Operation

- Enabled Zero Divide

For the remaining kinds of exception, a result is generated and written to the destination specified by the instruction causing the exception. The result may be a different value for the enabled and disabled conditions for some of these exceptions. The kinds of exception that deliver a result are the following:

- Disabled Invalid Operation
- Disabled Zero Divide
- Disabled Overflow
- Disabled Underflow
- Disabled Inexact
- Enabled Overflow
- Enabled Underflow
- Enabled Inexact

Subsequent sections define each of the floating-point exceptions and specify the action that is taken when they are detected.

The IEEE standard specifies the handling of exceptional conditions in terms of "traps" and "trap handlers". In this architecture, an FPSCR exception enable bit of 1 causes generation of the result value specified in the IEEE standard for the "trap enabled" case; the expectation is that the exception will be detected by software, which will revise the result. An FPSCR exception enable bit of 0 causes generation of the "default result" value specified for the "trap disabled" (or "no trap occurs" or "trap is not implemented") case; the expectation is that the exception will not be detected by software, which will simply use the default result. The result to be delivered in each case for each exception is described in the sections below.

The IEEE default behavior when an exception occurs is to generate a default value and not to notify software. In this architecture, if the IEEE default behavior when an exception occurs is desired for all exceptions, all FPSCR exception enable bits should be set to 0 and Ignore Exceptions Mode (see below) should be used. In this case the system floating-point enabled exception error handler is not invoked, even if floating-point exceptions occur: software can inspect the FPSCR exception bits if necessary, to determine whether exceptions have occurred.

In this architecture, if software is to be notified that a given kind of exception has occurred, the corresponding FPSCR exception enable bit must be set to 1 and a mode other than Ignore Exceptions Mode must be used. In this case the system floating-point enabled exception error handler is invoked if an enabled float-
ing-point exception occurs. The system floating-point enabled exception error handler is also invoked if a Move To FPSCR instruction causes an exception bit and the corresponding enable bit both to be 1 ; the Move To FPSCR instruction is considered to cause the enabled exception.
The FE0 and FE1 bits control whether and how the system floating-point enabled exception error handler is invoked if an enabled floating-point exception occurs. The location of these bits and the requirements for altering them are described in Book III. (The system floating-point enabled exception error handler is never invoked because of a disabled floating-point exception.) The effects of the four possible settings of these bits are as follows.

## FE0 FE1 Description

00 Ignore Exceptions Mode
Floating-point exceptions do not cause the system floating-point enabled exception error handler to be invoked.
01 Imprecise Nonrecoverable Mode
The system floating-point enabled exception error handler is invoked at some point at or beyond the instruction that caused the enabled exception. It may not be possible to identify the excepting instruction or the data that caused the exception. Results produced by the excepting instruction may have been used by or may have affected subsequent instructions that are executed before the error handler is invoked.
10 Imprecise Recoverable Mode
The system floating-point enabled exception error handler is invoked at some point at or beyond the instruction that caused the enabled exception. Sufficient information is provided to the error handler that it can identify the excepting instruction and the operands, and correct the result. No results produced by the excepting instruction have been used by or have affected subsequent instructions that are executed before the error handler is invoked.
11 Precise Mode
The system floating-point enabled exception error handler is invoked precisely at the instruction that caused the enabled exception.

In all cases, the question of whether a floating-point result is stored, and what value is stored, is governed by the FPSCR exception enable bits, as described in subsequent sections, and is not affected by the value of the FE0 and FE1 bits.

In all cases in which the system floating-point enabled exception error handler is invoked, all instructions
before the instruction at which the system floating-point enabled exception error handler is invoked have completed, and no instruction after the instruction at which the system floating-point enabled exception error handler is invoked has begun execution. The instruction at which the system floating-point enabled exception error handler is invoked has completed if it is the excepting instruction and there is only one such instruction. Otherwise it has not begun execution (or may have been partially executed in some cases, as described in Book III).

## Programming Note

In any of the three non-Precise modes, a Float-ing-Point Status and Control Register instruction can be used to force any exceptions, due to instructions initiated before the Floating-Point Status and Control Register instruction, to be recorded in the FPSCR. (This forcing is superfluous for Precise Mode.)
In either of the Imprecise modes, a Floating-Point Status and Control Register instruction can be used to force any invocations of the system floating-point enabled exception error handler, due to instructions initiated before the Floating-Point Status and Control Register instruction, to occur. (This forcing has no effect in Ignore Exceptions Mode, and is superfluous for Precise Mode.)

The last sentence of the paragraph preceding this Programming Note can apply only in the Imprecise modes, or if the mode has just been changed from Ignore Exceptions Mode to some other mode. (It always applies in the latter case.)

In order to obtain the best performance across the widest range of implementations, the programmer should obey the following guidelines.

- If the IEEE default results are acceptable to the application, Ignore Exceptions Mode should be used with all FPSCR exception enable bits set to 0 .
- If the IEEE default results are not acceptable to the application, Imprecise Nonrecoverable Mode should be used, or Imprecise Recoverable Mode if recoverability is needed, with FPSCR exception enable bits set to 1 for those exceptions for which the system floating-point enabled exception error handler is to be invoked.
- Ignore Exceptions Mode should not, in general, be used when any FPSCR exception enable bits are set to 1.
- Precise Mode may degrade performance in some implementations, perhaps substantially, and therefore should be used only for debugging and other specialized applications.


### 4.4.1 Invalid Operation Exception

### 4.4.1.1 Definition

An Invalid Operation Exception occurs when an operand is invalid for the specified operation. The invalid operations are:
■ Any floating-point operation on a Signaling NaN (SNaN)

- For add or subtract operations, magnitude subtraction of infinities ( $\infty-\infty$ )
- Division of infinity by infinity ( $\infty \div \infty$ )

■ Division of zero by zero ( $0 \div 0$ )

- Multiplication of infinity by zero $(\infty \times 0)$
- Ordered comparison involving a NaN (Invalid Compare)
- Square root or reciprocal square root of a negative (and nonzero) number (Invalid Square Root)
- Integer convert involving a number too large in magnitude to be represented in the target format, or involving an infinity or a NaN (Invalid Integer Convert)

An Invalid Operation Exception also occurs when an $\boldsymbol{m t f s f i}, \boldsymbol{m t f s f}$, or mtfsb1 instruction is executed that sets FPSCR ${ }_{\text {VXSOFT }}$ to 1 (Software-Defined Condition).

### 4.4.1.2 Action

The action to be taken depends on the setting of the Invalid Operation Exception Enable bit of the FPSCR.

When Invalid Operation Exception is enabled (FPSCR ${ }_{V E}=1$ ) and an Invalid Operation Exception occurs, the following actions are taken:

1. One or two Invalid Operation Exceptions are set

| FPSCR $_{V X S N A N}$ | (if SNaN) |
| :--- | ---: |
| FPSCR $_{V X I S I}$ | (if $\infty-\infty$ ) |
| FPSCR $_{V X I D I}$ | (if $\infty \div \infty$ ) |
| FPSCR $_{V X Z D Z}$ | (if $0 \div 0$ ) |
| FPSCR | (if $\infty \times 0$ ) |

FPSCR
(if invalid comp)
FPSCR ${ }_{\text {VXSOFT }}$
(if sfw-def cond)
(if invalid sqrt)
(if invalid int cvrt)
2. If the operation is an arithmetic, Floating Round to Single-Precision, Floating Round to Integer, or convert to integer operation,
the target FPR is unchanged
FPSCR $_{\text {FR FI }}$ are set to zero
FPSCR $_{\text {FPRF }}$ is unchanged
3. If the operation is a compare,

FPSCR $_{\text {FR FIC }}$ are unchanged
FPSCR $_{\text {FPCC }}$ is set to reflect unordered
4. If an mtfsfi, mtfsf, or mtfsb1 instruction is executed that sets FPSCR ${ }_{\text {VXSOFT }}$ to 1 ,

The FPSCR is set as specified in the instruction description.

When Invalid Operation Exception is disabled (FPSCR ${ }_{\mathrm{VE}}=0$ ) and an Invalid Operation Exception occurs, the following actions are taken:

1. One or two Invalid Operation Exceptions are set

| FPSCR $_{V X S N A N}$ | (if SNaN) |
| :--- | ---: |
| FPSCR $_{V X I S I}$ | (if $\infty-\infty$ ) |
| FPSCR $_{V X I D I}$ | (if $\infty \div \infty$ ) |
| FPSCR $_{V X Z D Z ~}$ | (if $0 \div 0$ ) |
| FPSCR $_{V \text { VIMZ }}$ | (if $\infty \times 0$ ) |

FPSCR
(if invalid comp) (if sfw-def cond)
(if invalid sqrt)
(if invalid int cvrt)
2. If the operation is an arithmetic or Floating Round to Single-Precision operation,
the target FPR is set to a Quiet NaN
FPSCR $_{\text {FR FI }}$ are set to zero
FPSCR $_{\text {FPRF }}$ is set to indicate the class of the result (Quiet NaN)
3. If the operation is a convert to 64-bit integer operation,
the target FPR is set as follows:
FRT is set to the most positive 64-bit integer if the operand in FRB is a positive number or $+\infty$, and to the most negative 64-bit integer if the operand in FRB is a negative number, $-\infty$, or NaN
FPSCR $_{\text {FR FI }}$ are set to zero
FPSCR $_{\text {FPRF }}$ is undefined
4. If the operation is a convert to 32-bit integer operation,
the target FPR is set as follows:
$\mathrm{FRT}_{0: 31} \leftarrow$ undefined $\mathrm{FRT}_{32: 63}$ are set to the most positive 32-bit integer if the operand in FRB is a positive number or +infinity, and to the most negative 32-bit integer if the operand in FRB is a negative number, -infinity, or NaN
FPSCR $_{\text {FR FI }}$ are set to zero
FPSCR $_{\text {FPRF }}$ is undefined
5. If the operation is a compare,

FPSCR $_{\text {FR FI }}$ are unchanged
FPSCR $_{\text {FPCC }}$ is set to reflect unordered
6. If an mtfsfi, mtfsf, or mtfsb1 instruction is executed that sets FPSCR ${ }_{\text {VXSOFT }}$ to 1,

The FPSCR is set as specified in the instruction description.

### 4.4.2 Zero Divide Exception

### 4.4.2.1 Definition

A Zero Divide Exception occurs when a Divide instruction is executed with a zero divisor value and a finite nonzero dividend value. It also occurs when a Reciprocal Estimate instruction (fre[s] or frsqrte[s]) is executed with an operand value of zero.

### 4.4.2.2 Action

The action to be taken depends on the setting of the Zero Divide Exception Enable bit of the FPSCR.
When Zero Divide Exception is enabled (FPSCR ${ }_{\text {ZE }}=1$ ) and a Zero Divide Exception occurs, the following actions are taken:

1. Zero Divide Exception is set

FPSCR $_{Z x} \leftarrow 1$
2. The target FPR is unchanged
3. $\mathrm{FPSCR}_{\text {FR FI }}$ are set to zero
4. FPSCR FPRF is unchanged

When Zero Divide Exception is disabled ( $\mathrm{FPSCR}_{\text {ZE }}=0$ ) and a Zero Divide Exception occurs, the following actions are taken:

1. Zero Divide Exception is set $\mathrm{FPSCR}_{Z x} \leftarrow 1$
2. The target FPR is set to $\pm$ Infinity, where the sign is determined by the XOR of the signs of the operands
3. FPSCR $_{\text {FR FI }}$ are set to zero
4. FPSCR $_{\text {FPRF }}$ is set to indicate the class and sign of the result ( $\pm$ Infinity)

### 4.4.3 Overflow Exception

### 4.4.3.1 Definition

An Overflow Exception occurs when the magnitude of what would have been the rounded result if the exponent range were unbounded exceeds that of the largest finite number of the specified result precision.

### 4.4.3.2 Action

The action to be taken depends on the setting of the Overflow Exception Enable bit of the FPSCR.

When Overflow Exception is enabled (FPSCR ${ }_{\text {OE }}=1$ ) and an Overflow Exception occurs, the following actions are taken:

1. Overflow Exception is set

FPSCR $_{O X} \leftarrow 1$
2. For double-precision arithmetic instructions, the exponent of the normalized intermediate result is adjusted by subtracting 1536
3. For single-precision arithmetic instructions and the Floating Round to Single-Precision instruction, the exponent of the normalized intermediate result is adjusted by subtracting 192
4. The adjusted rounded result is placed into the target FPR
5. FPSCR $_{\text {FPRF }}$ is set to indicate the class and sign of the result ( $\pm$ Normal Number)
When Overflow Exception is disabled ( $\mathrm{FPSCR}_{\mathrm{OE}}=0$ ) and an Overflow Exception occurs, the following actions are taken:

1. Overflow Exception is set

FPSCR $_{\mathrm{OX}} \leftarrow 1$
2. Inexact Exception is set

FPSCR $_{X X} \leftarrow 1$
3. The result is determined by the rounding mode ( $\mathrm{FPSCR}_{\mathrm{RN}}$ ) and the sign of the intermediate result as follows:

- Round to Nearest

Store $\pm$ Infinity, where the sign is the sign of the intermediate result

- Round toward Zero

Store the format's largest finite number with the sign of the intermediate result

- Round toward + Infinity

For negative overflow, store the format's most negative finite number; for positive overflow, store + Infinity

- Round toward - Infinity For negative overflow, store -Infinity; for positive overflow, store the format's largest finite number

4. The result is placed into the target FPR
5. FPSCR $_{F R}$ is undefined
6. $\mathrm{FPSCR}_{\mathrm{FI}}$ is set to 1
7. FPSCR $_{\text {FPRF }}$ is set to indicate the class and sign of the result ( $\pm$ Infinity or $\pm$ Normal Number)

### 4.4.4 Underflow Exception

### 4.4.4.1 Definition

Underflow Exception is defined separately for the enabled and disabled states:

- Enabled:

Underflow occurs when the intermediate result is "Tiny".

- Disabled:

Underflow occurs when the intermediate result is "Tiny" and there is "Loss of Accuracy".
A "Tiny" result is detected before rounding, when a nonzero intermediate result computed as though both the precision and the exponent range were unbounded would be less in magnitude than the smallest normalized number.

If the intermediate result is "Tiny" and Underflow Exception is disabled (FPSCR ${ }_{U E}=0$ ) then the intermediate result is denormalized (see Section 4.3.4, "Normalization and Denormalization" on page 100) and rounded (see Section 4.3.6, "Rounding" on page 101) before being placed into the target FPR.
"Loss of Accuracy" is detected when the delivered result value differs from what would have been computed were both the precision and the exponent range unbounded.

### 4.4.4.2 Action

The action to be taken depends on the setting of the Underflow Exception Enable bit of the FPSCR.

When Underflow Exception is enabled (FPSCR ${ }_{\text {UE }}=1$ ) and an Underflow Exception occurs, the following actions are taken:

1. Underflow Exception is set

$$
\text { FPSCR }_{U X} \leftarrow 1
$$

2. For double-precision arithmetic instructions, the exponent of the normalized intermediate result is adjusted by adding 1536
3. For single-precision arithmetic instructions and the Floating Round to Single-Precision instruction, the exponent of the normalized intermediate result is adjusted by adding 192
4. The adjusted rounded result is placed into the target FPR
5. FPSCR $_{\text {FPRF }}$ is set to indicate the class and sign of the result ( $\pm$ Normalized Number)

## Programming Note

The FR and FI bits are provided to allow the system floating-point enabled exception error handler, when invoked because of an Underflow Exception, to simulate a "trap disabled" environment. That is, the FR and FI bits allow the system floating-point enabled exception error handler to unround the result, thus allowing the result to be denormalized.

When Underflow Exception is disabled (FPSCR ${ }_{U E}=0$ ) and an Underflow Exception occurs, the following actions are taken:

1. Underflow Exception is set

FPSCR $_{U X} \leftarrow 1$
2. The rounded result is placed into the target FPR
3. FPSCR $_{\text {FPRF }}$ is set to indicate the class and sign of the result ( $\pm$ Normalized Number, $\pm$ Denormalized Number, or $\pm$ Zero)

### 4.4.5 Inexact Exception

### 4.4.5.1 Definition

An Inexact Exception occurs when one of two conditions occur during rounding:

1. The rounded result differs from the intermediate result assuming both the precision and the exponent range of the intermediate result to be unbounded. In this case the result is said to be inexact. (If the rounding causes an enabled Overflow Exception or an enabled Underflow Exception, an Inexact Exception also occurs only if the significands of the rounded result and the intermediate result differ.)
2. The rounded result overflows and Overflow Exception is disabled.

### 4.4.5.2 Action

The action to be taken does not depend on the setting of the Inexact Exception Enable bit of the FPSCR.

When an Inexact Exception occurs, the following actions are taken:

1. Inexact Exception is set

$$
\operatorname{FPSCR}_{x x} \leftarrow 1
$$

2. The rounded or overflowed result is placed into the target FPR
3. FPSCR $_{\text {FPRF }}$ is set to indicate the class and sign of the result

## Programming Note

In some implementations, enabling Inexact Exceptions may degrade performance more than does enabling other types of floating-point exception.

### 4.5 Floating-Point Execution Models

All implementations of this architecture must provide the equivalent of the following execution models to ensure that identical results are obtained.

Special rules are provided in the definition of the computational instructions for the infinities, denormalized numbers and NaNs. The material in the remainder of this section applies to instructions that have numeric operands and a numeric result (i.e., operands and result that are not infinities or NaNs ), and that cause no exceptions. See Section 4.3.2 and Section 4.4 for the cases not covered here.

Although the double format specifies an 11-bit exponent, exponent arithmetic makes use of two additional bits to avoid potential transient overflow conditions. One extra bit is required when denormalized dou-ble-precision numbers are prenormalized. The second bit is required to permit the computation of the adjusted exponent value in the following cases when the corresponding exception enable bit is 1 :
■ Underflow during multiplication using a denormalized operand.

- Overflow during division using a denormalized divisor.

The IEEE standard includes 32 -bit and 64 -bit arithmetic. The standard requires that single-precision arithmetic be provided for single-precision operands. The standard permits double-precision floating-point operations to have either (or both) single-precision or dou-ble-precision operands, but states that single-precision floating-point operations should not accept double-precision operands. The Power ISA follows these guidelines; double-precision arithmetic instructions can have operands of either or both precisions, while single-precision arithmetic instructions require all operands to be single-precision. Double-precision arithmetic instructions and fcfid produce double-precision values, while single-precision arithmetic instructions produce sin-gle-precision values.
For arithmetic instructions, conversions from dou-ble-precision to single-precision must be done explicitly by software, while conversions from single-precision to double-precision are done implicitly.

### 4.5.1 Execution Model for IEEE Operations

The following description uses 64-bit arithmetic as an example. 32-bit arithmetic is similar except that the FRACTION is a 23-bit field, and the single-precision Guard, Round, and Sticky bits (described in this section) are logically adjacent to the 23 -bit FRACTION field.

IEEE-conforming significand arithmetic is considered to be performed with a floating-point accumulator having the following format, where bits 0:55 comprise the significand of the intermediate result.


Figure 52. IEEE 64-bit execution model
The $S$ bit is the sign bit.
The C bit is the carry bit, which captures the carry out of the significand.
The $L$ bit is the leading unit bit of the significand, which receives the implicit bit from the operand.

The FRACTION is a 52 -bit field that accepts the fraction of the operand.
The Guard ( $G$ ), Round (R), and Sticky ( X ) bits are extensions to the low-order bits of the accumulator. The $G$ and $R$ bits are required for postnormalization of the result. The $G, R$, and $X$ bits are required during rounding to determine if the intermediate result is equally near the two nearest representable values. The $X$ bit serves as an extension to the $G$ and $R$ bits by representing the logical OR of all bits that may appear to the low-order side of the $R$ bit, due either to shifting the accumulator right or to other generation of low-order result bits. The $G$ and $R$ bits participate in the left shifts with zeros being shifted into the $R$ bit. Figure 53 shows the significance of the $G, R$, and $X$ bits with respect to the intermediate result (IR), the representable number next lower in magnitude (NL), and the representable number next higher in magnitude (NH).

| G R X | Interpretation |
| :--- | :--- |
| 000 | IR is exact |
| 001 | IR closer to NL |
| 010 |  |
| 011 |  |
| 100 | IR midway between NL and NH |
| 101 |  |
| 110 |  |
| 111 |  |

Figure 53. Interpretation of $G, R$, and $X$ bits
Figure 54 shows the positions of the Guard, Round, and Sticky bits for double-precision and single-precision floating-point numbers relative to the accumulator illustrated in Figure 52.

| Format | Guard | Round | Sticky |
| :--- | :--- | :--- | :--- |
| Double | G bit | R bit | X bit |
| Single | 24 | 25 | OR of 26:52, G, R, X |

Figure 54. Location of the Guard, Round, and Sticky bits in the IEEE execution model

The significand of the intermediate result is prepared for rounding by shifting its contents right, if required, until the least significant bit to be retained is in the low-order bit position of the fraction. Four user-selectable rounding modes are provided through FPSCR RN as described in Section 4.3.6, "Rounding" on page 101. Using Z 1 and Z 2 as defined on page 101, the rules for rounding in each mode are as follows.

## - Round to Nearest

Guard bit = 0
The result is truncated. (Result exact (GRX=000) or closest to next lower value in magnitude (GRX=001, 010, or 011))
Guard bit = 1
Depends on Round and Sticky bits:

## Case a

If the Round or Sticky bit is 1 (inclusive), the result is incremented. (Result closest to next higher value in magnitude ( $G R X=101,110$, or 111))

## Case b

If the Round and Sticky bits are 0 (result midway between closest representable values), then if the low-order bit of the result is 1 the result is incremented. Otherwise (the low-order bit of the result is 0 ) the result is truncated (this is the case of a tie rounded to even).

- Round toward Zero

Choose the smaller in magnitude of Z 1 or Z 2 . If the Guard, Round, or Sticky bit is nonzero, the result is inexact.

- Round toward + Infinity

Choose Z1.
■ Round toward - Infinity
Choose Z2.
If rounding results in a carry into C , the significand is shifted right one position and the exponent is incremented by one. This yields an inexact result, and possibly also exponent overflow. If any of the Guard, Round, or Sticky bits is nonzero, then the result is also inexact. Fraction bits are stored to the target FPR. For Floating Round to Integer, Floating Round to Single-Precision, and single-precision arithmetic instructions, low-order zeros must be appended as appropriate to fill out the double-precision fraction.

### 4.5.2 Execution Model for Multiply-Add Type Instructions

The Power ISA provides a special form of instruction that performs up to three operations in one instruction (a multiplication, an addition, and a negation). With this added capability comes the special ability to produce a more exact intermediate result as input to the rounder. 32 -bit arithmetic is similar except that the FRACTION field is smaller.

Multiply-add significand arithmetic is considered to be performed with a floating-point accumulator having the following format, where bits 0:106 comprise the significand of the intermediate result.


Figure 55. Multiply-add 64-bit execution model
The first part of the operation is a multiplication. The multiplication has two 53 -bit significands as inputs, which are assumed to be prenormalized, and produces a result conforming to the above model. If there is a carry out of the significand (into the C bit), then the significand is shifted right one position, shifting the $L$ bit (leading unit bit) into the most significant bit of the FRACTION and shifting the C bit (carry out) into the L bit. All 106 bits (L bit, the FRACTION) of the product take part in the add operation. If the exponents of the two inputs to the adder are not equal, the significand of the operand with the smaller exponent is aligned (shifted) to the right by an amount that is added to that exponent to make it equal to the other input's exponent. Zeros are shifted into the left of the significand as it is aligned and bits shifted out of bit 105 of the significand are ORed into the X ' bit. The add operation also produces a result conforming to the above model with the X' bit taking part in the add operation.

The result of the addition is then normalized, with all bits of the addition result, except the X' bit, participating in the shift. The normalized result serves as the intermediate result that is input to the rounder.

For rounding, the conceptual Guard, Round, and Sticky bits are defined in terms of accumulator bits. Figure 56 shows the positions of the Guard, Round, and Sticky bits for double-precision and single-precision float-ing-point numbers in the multiply-add execution model.

| Format | Guard | Round | Sticky |
| :--- | :--- | :--- | :--- |
| Double | 53 | 54 | OR of $55: 105, \mathrm{X}^{\prime}$ |
| Single | 24 | 25 | OR of $26: 105, \mathrm{X}^{\prime}$ |

Figure 56. Location of the Guard, Round, and Sticky bits in the multiply-add execution model

The rules for rounding the intermediate result are the same as those given in Section 4.5.1.

If the instruction is Floating Negative Multiply-Add or Floating Negative Multiply-Subtract, the final result is negated.

### 4.6 Floating-Point Processor Instructions

For each instruction in this section that defines the use of an Rc bit, the behavior defined for the instruction corresponding to $\mathrm{Rc}=1$ is considered part of the Float-ing-Point.Record category.

### 4.6.1 Floating-Point Storage Access Instructions

The Storage Access instructions compute the effective address (EA) of the storage to be accessed as described in Section 1.10.3, "Effective Address Calculation" on page 23.

## Programming Note

The la extended mnemonic permits computing an effective address as a Load or Store instruction would, but loads the address itself into a GPR rather than loading the value that is in storage at that address. This extended mnemonic is described in Section D.9, "Miscellaneous Mnemonics" on page 327.

### 4.6.1.1 Storage Access Exceptions

Storage accesses will cause the system data storage error handler to be invoked if the program is not allowed to modify the target storage (Store only), or if the program attempts to access storage that is unavailable.

### 4.6.2 Floating-Point Load Instructions

There are two basic forms of load instruction: sin-gle-precision and double-precision. Because the FPRs support only floating-point double format, single-precision Load Floating-Point instructions convert sin-gle-precision data to double format prior to loading the operand into the target FPR. The conversion and loading steps are as follows.
Let $W^{2} D_{0: 31}$ be the floating-point single-precision operand accessed from storage.

## Normalized Operand

if WORD $_{1: 8}>0$ and WORD $_{1: 8}<255$ then
$\mathrm{FRT}_{0: 1} \leftarrow$ WORD $_{0: 1}$
$\mathrm{FRT}_{2} \leftarrow \neg \mathrm{WORD}_{1}$
$\mathrm{FRT}_{3} \leftarrow \neg \mathrm{WORD}_{1}$
$\mathrm{FRT}_{4} \leftarrow \neg \mathrm{WORD}_{1}$
FRT $_{5: 63} \leftarrow$ WORD $_{2: 31} \|^{29} 0$
Denormalized Operand
if WORD $_{1: 8}=0$ and WORD $_{9: 31} \neq 0$ then
sign $\leftarrow \mathrm{WORD}_{0}$
$\exp \leftarrow-126$
frac $_{0: 52} \leftarrow 0 \mathrm{b0} 0| |$ WORD $_{9: 31}| |{ }^{29} 0$
normalize the operand
do while frac ${ }_{0}=0$

$$
\mathrm{frac}_{0: 52} \leftarrow \mathrm{frac}_{1: 52}| | 0 \mathrm{Ob} 0
$$

```
        \(\exp \leftarrow \exp -1\)
        \(\mathrm{FRT}_{0} \leftarrow\) sign
        FRT \(_{1: 11} \leftarrow \exp +1023\)
        \(\mathrm{FRT}_{12: 63} \leftarrow \mathrm{frac}_{1: 52}\)
Zero / Infinity / NaN
if WORD \(_{1: 8}=255\) or WORD \(_{1: 31}=0\) then
    \(\mathrm{FRT}_{0: 1} \leftarrow\) WORD \(_{0: 1}\)
    \(\mathrm{FRT}_{2} \leftarrow \mathrm{WORD}_{1}\)
    \(\mathrm{FRT}_{3} \leftarrow \mathrm{WORD}_{1}\)
    \(\mathrm{FRT}_{4} \leftarrow \mathrm{WORD}_{1}\)
    FRT \(_{5: 63} \leftarrow\) WORD \(_{2: 31} \|^{29} 0\)
```

For double-precision Load Floating-Point instructions no conversion is required, as the data from storage are copied directly into the FPR.
Many of the Load Floating-Point instructions have an "update" form, in which register RA is updated with the effective address. For these forms, if $R A \neq 0$, the effective address is placed into register RA and the storage element (word or doubleword) addressed by EA is loaded into FRT.

Note: Recall that RA and RB denote General Purpose Registers, while FRT denotes a Floating-Point Register.

## Load Floating-Point Single

D-form
Ifs $\quad$ FRT,D(RA)

| 48 | FRT | RA |  | D | 31 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 6 | 11 | 16 |  |  |

```
if RA = 0 then b }\leftarrow
else b}\leftarrow(RA
EA}\leftarrow\textrm{b}+\operatorname{EXTS}(\textrm{D}
FRT \leftarrow DOUBLE (MEM(EA, 4))
```

Let the effective address (EA) be the sum (RA|O)+D.
The word in storage addressed by EA is interpreted as a floating-point single-precision operand. This word is converted to floating-point double format (see page 111) and placed into register FRT.

## Special Registers Altered: <br> None

## Load Floating-Point Single with Update

 D-formIfsu

| 49 | FRT,D(RA) |  |  |  |  |
| :--- | ---: | ---: | ---: | ---: | ---: |
| 0 | 6 | FRT | RA |  | D |

```
EA \leftarrow (RA) + EXTS (D)
FRT \leftarrow DOUBLE (MEM(EA, 4))
RA}\leftarrow\textrm{EA
```

Let the effective address (EA) be the sum (RA)+D.
The word in storage addressed by EA is interpreted as a floating-point single-precision operand. This word is converted to floating-point double format (see page 111) and placed into register FRT.

EA is placed into register RA.
If $R A=0$, the instruction form is invalid.
Special Registers Altered:
None

Load Floating-Point Single Indexed
X-form
Ifsx FRT,RA,RB

| 31 | FRT | RA | RB |  | 535 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 6 | 11 | 16 | 21 |  |

```
if RA = 0 then b }\leftarrow
else }\quad\textrm{b}\leftarrow(\textrm{RA
EA \leftarrow b + (RB)
FRT \leftarrow DOUBLE (MEM (EA, 4))
```

Let the effective address (EA) be the sum (RA|0)+(RB).
The word in storage addressed by EA is interpreted as a floating-point single-precision operand. This word is converted to floating-point double format (see page 111) and placed into register FRT.

## Special Registers Altered:

None

## Load Floating-Point Single with Update Indexed <br> X-form

Ifsux FRT,RA,RB

| 31 | FRT | RA | RB |  | 567 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 |  |

```
EA \leftarrow (RA) + (RB)
FRT \leftarrow DOUBLE (MEM(EA, 4))
RA}\leftarrow\textrm{EA
```

Let the effective address (EA) be the sum (RA)+(RB).
The word in storage addressed by EA is interpreted as a floating-point single-precision operand. This word is converted to floating-point double format (see page 111) and placed into register FRT.

EA is placed into register RA.
If $R A=0$, the instruction form is invalid.

## Special Registers Altered:

None
Load Floating-Point Double
Ifd
FRT,D(RA)

| 50 | FRT | RA |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | RA |  |  | D |

```
if RA = 0 then b }\leftarrow
else b
EA}\leftarrow\textrm{b}+\operatorname{EXTS}(\textrm{D}
FRT \leftarrow MEM(EA, 8)
```

Let the effective address (EA) be the sum (RA|0)+D.
The doubleword in storage addressed by EA is placed into register FRT.
Special Registers Altered:
None

## Load Floating-Point Double with Update <br> D-form

Ifdu $\quad F R T, D(R A)$

| 51 | FRT | RA |  | D | 31 |
| :--- | :--- | :--- | :--- | :--- | :--- |

```
EA \leftarrow(RA) + EXTS(D)
FRT \leftarrow MEM(EA, 8)
RA}\leftarrow\textrm{EA
```

Let the effective address (EA) be the sum (RA)+D.
The doubleword in storage addressed by EA is placed into register FRT.

EA is placed into register RA.
If $R A=0$, the instruction form is invalid.
Special Registers Altered:
None

Load Floating-Point Double Indexed X-form

Ifdx FRT,RA,RB

| 31 | FRT | RA | RB |  | 599 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 |  |

if $R A=0$ then $b \leftarrow 0$
else $\quad b \leftarrow(R A)$
$\mathrm{EA} \leftarrow \mathrm{b}+(\mathrm{RB})$
$\operatorname{FRT} \leftarrow \operatorname{MEM}(E A, 8)$
Let the effective address (EA) be the sum (RA|0)+(RB).
The doubleword in storage addressed by EA is placed into register FRT.

Special Registers Altered:
None

\section*{Load Floating-Point Double with Update Indexed X-form <br> Ifdux FRT,RA,RB <br> | 31 | FRT | RA | RB |  | 631 |
| :---: | :---: | :---: | :---: | :---: | :---: |}

```
EA}\leftarrow(\textrm{RA})+(\textrm{RB
FRT \leftarrow MEM(EA, 8)
RA}\leftarrow\textrm{EA
```

Let the effective address (EA) be the sum (RA)+(RB).
The doubleword in storage addressed by EA is placed into register FRT.

EA is placed into register RA.
If $R A=0$, the instruction form is invalid.
Special Registers Altered:
None

### 4.6.3 Floating-Point Store Instructions

There are three basic forms of store instruction: sin-gle-precision, double-precision, and integer. The integer form is provided by the Store Floating-Point as Integer Word instruction, described on page 117. Because the FPRs support only floating-point double format for floating-point data, single-precision Store Floating-Point instructions convert double-precision data to single format prior to storing the operand into storage. The conversion steps are as follows.
Let $\mathrm{WORD}_{0: 31}$ be the word in storage written to.
No Denormalization Required (includes Zero / Infin-

## ity / NaN)

if $\mathrm{FRS}_{1: 11}>896$ or $\mathrm{FRS}_{1: 63}=0$ then

$$
\begin{aligned}
& \text { WORD }_{0: 1} \leftarrow \text { FRS }_{0: 1} \\
& \text { WORD }_{2: 31} \leftarrow \text { FRS }_{5: 34}
\end{aligned}
$$

Denormalization Required
if $874 \leq \mathrm{FRS}_{1: 11} \leq 896$ then
sign $\leftarrow \mathrm{FRS}_{0}$
$\exp \leftarrow F \mathrm{FS}_{1: 11}-1023$
$\operatorname{frac}_{0: 52} \leftarrow 0 \mathrm{~b} 1| | \mathrm{FRS}_{12: 63}$
denormalize operand
do while $\exp <-126$
frac $_{0: 52} \leftarrow 0 \mathrm{bO}| |$ frac $_{0: 51}$
$\exp \leftarrow \exp +1$
$\mathrm{WORD}_{0} \leftarrow$ sign
WORD $_{1: 8} \leftarrow 0 \times 00$
WORD $_{9: 31} \leftarrow$ frac $_{1: 23}$
else WORD $\leftarrow$ undefined
Notice that if the value to be stored by a single-precision Store Floating-Point instruction is larger in magnitude than the maximum number representable in single format, the first case above (No Denormalization Required) applies. The result stored in WORD is then a well-defined value, but is not numerically equal to the value in the source register (i.e., the result of a sin-
gle-precision Load Floating-Point from WORD will not compare equal to the contents of the original source register).

For double-precision Store Floating-Point instructions and for the Store Floating-Point as Integer Word instruction no conversion is required, as the data from the FPR are copied directly into storage.

Many of the Store Floating-Point instructions have an "update" form, in which register RA is updated with the effective address. For these forms, if $R A \neq 0$, the effective address is placed into register RA.
Note: Recall that RA and RB denote General Purpose Registers, while FRS denotes a Floating-Point Register.

Store Floating-Point Single
D-form
stfs $\quad$ FRS,D(RA)

| 52 | FRS | RA |  | D | 31 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 6 | 11 | 16 |  | 31 |

```
if RA = 0 then b }\leftarrow
else b
EA \leftarrow b + EXTS (D)
MEM(EA, 4) \leftarrow SINGLE((FRS))
```

Let the effective address (EA) be the sum (RA|0)+D.
The contents of register FRS are converted to single format (see page 114) and stored into the word in storage addressed by EA.

Special Registers Altered:
None

## Store Floating-Point Single with Update D-form

stfsu FRS,D(RA)

| 53 | FRS | RA |  | D | 31 |
| :--- | :--- | :--- | :--- | :--- | :--- |

```
EA \leftarrow (RA) + EXTS (D)
MEM(EA, 4) \leftarrow SINGLE((FRS))
RA}\leftarrow\textrm{EA
```

Let the effective address (EA) be the sum (RA)+D.
The contents of register FRS are converted to single format (see page 114) and stored into the word in storage addressed by EA.

EA is placed into register RA.
If $R A=0$, the instruction form is invalid.
Special Registers Altered:
None

Store Floating-Point Single Indexed
X-form
stfsx FRS,RA,RB

| 31 | FRS | RA | RB |  | 663 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 |  |
| 31 |  |  |  |  |  |  |

if $R A=0$ then $b \leftarrow 0$
else $\quad b \leftarrow(R A)$
$\mathrm{EA} \leftarrow \mathrm{b}+(\mathrm{RB})$
$\operatorname{MEM}(E A, 4) \leftarrow \operatorname{SINGLE}((\operatorname{FRS}))$
Let the effective address (EA) be the sum (RA|0)+(RB).
The contents of register FRS are converted to single format (see page 114) and stored into the word in storage addressed by EA.
Special Registers Altered:
None

## Store Floating-Point Single with Update Indexed <br> X-form

stfsux FRS,RA,RB

| 31 | FRS | RA | RB |  | 695 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 |  |

```
EA \leftarrow (RA) + (RB)
MEM(EA, 4) \leftarrow SINGLE((FRS))
RA}\leftarrow\textrm{EA
```

Let the effective address (EA) be the sum (RA)+(RB).
The contents of register FRS are converted to single format (see page 114) and stored into the word in storage addressed by EA.

EA is placed into register RA
If $R A=0$, the instruction form is invalid.
Special Registers Altered:
None

## Store Floating-Point Double

D-form
stfd $\quad$ FRS, D(RA)

| 54 | FRS | RA |  | D | 31 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 6 | 11 | 16 |  |  |

```
if RA = 0 then b }\leftarrow
else b}\leftarrow(RA
EA \leftarrow b + EXTS (D)
MEM(EA, 8) \leftarrow (FRS)
```

Let the effective address (EA) be the sum (RA|O)+D.
The contents of register FRS are stored into the doubleword in storage addressed by EA.

## Special Registers Altered: <br> None <br> Store Floating-Point Double with Update D-form

stfdu FRS,D(RA)

| 55 | FRS | RA |  | D | 31 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 6 | 11 | 16 |  | 31 |

```
EA \leftarrow (RA) + EXTS (D)
MEM (EA, 8) \leftarrow(FRS)
RA}\leftarrow\textrm{EA
```

Let the effective address (EA) be the sum (RA)+D.
The contents of register FRS are stored into the doubleword in storage addressed by EA.

EA is placed into register RA.
If $R A=0$, the instruction form is invalid.
Special Registers Altered:
None

## Store Floating-Point Double Indexed

 X-formstfdx $\quad$ FRS,RA,RB

| 31 | FRS | RA | RB |  | 727 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 |  |
| 31 |  |  |  |  |  |  |

```
if RA = 0 then b }\leftarrow
else }\quad\textrm{b}\leftarrow(\textrm{RA
EA \leftarrow b + (RB)
MEM (EA, 8) \leftarrow(FRS)
```

Let the effective address (EA) be the sum (RA|0)+(RB).
The contents of register FRS are stored into the doubleword in storage addressed by EA.

Special Registers Altered:
None

\section*{Store Floating-Point Double with Update Indexed <br> X-form <br> stfdux $\quad$ FRS,RA,RB <br> | 31 | FRS | RA | RB |  | 759 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 6 | 11 | 16 | 21 |}

```
EA\leftarrow(RA) + (RB)
MEM (EA, 8) \leftarrow(FRS)
RA}\leftarrowE
```

Let the effective address (EA) be the sum (RA)+(RB).
The contents of register FRS are stored into the doubleword in storage addressed by EA.

EA is placed into register RA.
If $R A=0$, the instruction form is invalid.
Special Registers Altered:
None

## Store Floating-Point as Integer Word Indexed <br> X-form

stfiwx FRS,RA,RB

| 31 | FRS | RA | RB |  | 983 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 |  |

```
if RA = 0 then b }\leftarrow
else }\quad\textrm{b}\leftarrow(\textrm{RA}
EA}\leftarrow\textrm{b}+(\textrm{RB}
MEM(EA, 4) \leftarrow (FRS) 32:63
```

Let the effective address (EA) be the sum (RA|0)+(RB).
The contents of the low-order 32 bits of register FRS are stored, without conversion, into the word in storage addressed by EA.

If the contents of register FRS were produced, either directly or indirectly, by a Load Floating-Point Single instruction, a single-precision Arithmetic instruction, or frsp, then the value stored is undefined. (The contents of register FRS are produced directly by such an instruction if FRS is the target register for the instruction. The contents of register FRS are produced indirectly by such an instruction if FRS is the final target register of a sequence of one or more Floating-Point Move instructions, with the input to the sequence having been produced directly by such an instruction.)

## Special Registers Altered:

None

### 4.6.4 Floating-Point Move Instructions

These instructions copy data from one floating-point register to another, altering the sign bit (bit 0) as described below for fneg, fabs, and fnabs. These instructions treat NaNs just like any other kind of value

| Floating Move Register |  |  |  |  | $X$-form |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| fmr | FRT,FRB |  |  |  | (Rc=0) |  |
| fmr. | FRT | RB |  |  |  | =1) |
| 63 | FRT | I/I | FRB |  | 72 | Rc |
| 0 | 6 | 11 | 16 | 21 |  | 31 |

The contents of register FRB are placed into register FRT.
Special Registers Altered:

CR1
(if $\mathrm{Rc}=1$ )
$X$-form

| fabs | FRT,FRB | $(R c=0)$ |
| :--- | :--- | :--- |
| fabs. | FRT,FRB | $(R c=1)$ |


| 63 | FRT | III | FRB |  | 264 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 |

The contents of register FRB with bit 0 set to zero are placed into register FRT.
Special Registers Altered:
(e.g., the sign bit of a NaN may be altered by fneg, fabs, and fnabs). These instructions do not alter the FPSCR.

Floating Negate
X-form

| fneg | $\mathrm{FRT}, \mathrm{FRB}$ | $(\mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| fneg. | $\mathrm{FRT}, \mathrm{FRB}$ | $(\mathrm{Rc}=1)$ |


| 63 | FRT | I/I | FRB |  | 40 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 6 |  | 11 | 16 | 21 |
|  |  |  |  |  |  |

The contents of register FRB with bit 0 inverted are placed into register FRT.

Special Registers Altered:
CR1
(if $\mathrm{Rc}=1$ )
Floating Negative Absolute Value X-form

| fnabs | FRT,FRB | $(R \mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| fnabs. | $\mathrm{FRT}, \mathrm{FRB}$ | $(\mathrm{Rc}=1)$ |


| 63 | FRT | III | FRB |  | 136 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 6 | 11 | 16 | 21 |  |

The contents of register FRB with bit 0 set to one are placed into register FRT.
Special Registers Altered:
CR1
(if $\mathrm{Rc}=1$ )

### 4.6.5 Floating-Point Arithmetic Instructions

### 4.6.5.1 Floating-Point Elementary Arithmetic Instructions

| Floating Add [Single] | A-form |  |
| :--- | ---: | ---: |
| fadd FRT,FRA,FRB <br> fadd. FRT,FRA,FRB | $(\mathrm{Rc}=0)$ |  |
|  |  | $(\mathrm{Rc}=1)$ |


| 63 | FRT | FRA | FRB | I/I | 21 | Rc |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| 0 |  | 6 | 11 | 16 | 21 | 26 |


| fadds | FRT,FRA,FRB | $(R c=0)$ |
| :--- | :--- | :--- |
| fadds. | FRT,FRA,FRB | $(R c=1)$ |


| 59 | FRT | FRA | FRB | I/I | 21 | Rc |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 | 11 | 16 | 21 | 26 | 31 |

The floating-point operand in register FRA is added to the floating-point operand in register FRB.

If the most significant bit of the resultant significand is not 1 , the result is normalized. The result is rounded to the target precision under control of the Floating-Point Rounding Control field RN of the FPSCR and placed into register FRT.

Floating-point addition is based on exponent comparison and addition of the two significands. The exponents of the two operands are compared, and the significand accompanying the smaller exponent is shifted right, with its exponent increased by one for each bit shifted, until the two exponents are equal. The two significands are then added or subtracted as appropriate, depending on the signs of the operands, to form an intermediate sum. All 53 bits of the significand as well as all three guard bits ( $G, R$, and $X$ ) enter into the computation.

If a carry occurs, the sum's significand is shifted right one bit position and the exponent is increased by one.
FPSCR $_{\text {FPRF }}$ is set to the class and sign of the result, except for Invalid Operation Exceptions when $\mathrm{FPSCR}_{\mathrm{VE}}=1$.

## Special Registers Altered:

```
FPRF FR FI
    FX OX UX XX
    VXSNAN VXISI
    CR1 (if Rc=1)
```

Floating Subtract [Single]
fsub FRT,FRA,FRB
fsub. FRT,FRA,FRB
A-form

| 63 | FRT | FRA | FRB | I/I | 20 | Rc |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 6 | 11 | 16 | 21 | 26 | 31 |


| fsubs | FRT,FRA,FRB | $(R \mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| fsubs. | FRT,FRA,FRB | $(R \mathrm{c}=1)$ |


| 59 | FRT | FRA | FRB | III | 20 | Rc |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 | 26 |

The floating-point operand in register FRB is subtracted from the floating-point operand in register FRA.
If the most significant bit of the resultant significand is not 1 , the result is normalized. The result is rounded to the target precision under control of the Floating-Point Rounding Control field RN of the FPSCR and placed into register FRT.

The execution of the Floating Subtract instruction is identical to that of Floating Add, except that the contents of FRB participate in the operation with the sign bit (bit 0) inverted.

FPSCR $_{\text {FPRF }}$ is set to the class and sign of the result, except for Invalid Operation Exceptions when $F_{P S C R}^{V E}=1$.

```
Special Registers Altered:
    FPRF FR FI
    FX OX UX XX
    VXSNAN VXISI
    CR1
    (if Rc=1)
```


## Floating Multiply [Single]

A-form


| fmuls fmuls. | FRT,FRA,FRC FRT,FRA,FRC |  |  |  | $\begin{aligned} & (\mathrm{Rc}=0) \\ & (\mathrm{Rc}=1) \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 59 | FRT | FRA | //] | FRC | 25 | Rc |
| 0 | 6 | 11 | 16 | 21 | 26 | 31 |

The floating-point operand in register FRA is multiplied by the floating-point operand in register FRC.

If the most significant bit of the resultant significand is not 1 , the result is normalized. The result is rounded to the target precision under control of the Floating-Point Rounding Control field RN of the FPSCR and placed into register FRT.
Floating-point multiplication is based on exponent addition and multiplication of the significands.
FPSCR $_{\text {FPRF }}$ is set to the class and sign of the result, except for Invalid Operation Exceptions when $F_{P S C R}^{V E}=1$.

## Special Registers Altered:

FPRF FR FI
FX OX UX XX
VXSNAN VXIMZ
CR1
(if $\mathrm{Rc}=1$ )

Floating Divide [Single]
A-form

| fdiv | FRT,FRA,FRB | $(R \mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| fdiv. | FRT,FRA,FRB | $(\mathrm{Rc}=1)$ |


| 63 | FRT | FRA | FRB | III | 18 | RC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 | 26 |
| 31 |  |  |  |  |  |  |


| fdivs fdivs. | FRT,FRA,FRB FRT,FRA,FRB |  |  |  | $\begin{aligned} & (\mathrm{Rc}=0) \\ & (\mathrm{Rc}=1) \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $59$ | ${ }_{6}$ FRT | ${ }_{11}$ FRA | ${ }_{16}{ }^{\text {FRB }}$ | $21 / 1$ | ${ }_{26} 18$ | Rc <br> 31 |

The floating-point operand in register FRA is divided by the floating-point operand in register FRB. The remainder is not supplied as a result.

If the most significant bit of the resultant significand is not 1 , the result is normalized. The result is rounded to the target precision under control of the Floating-Point Rounding Control field RN of the FPSCR and placed into register FRT.
Floating-point division is based on exponent subtraction and division of the significands.

FPSCR $_{\text {FPRF }}$ is set to the class and sign of the result, except for Invalid Operation Exceptions when FPSCR $_{\mathrm{VE}}=1$ and Zero Divide Exceptions when $\mathrm{FPSCR}_{\mathrm{ZE}}=1$.

```
Special Registers Altered:
    FPRF FR FI
    FX OX UX ZX XX
    VXSNAN VXIDI VXZDZ
    CR1 (if Rc=1)
```

Floating Square Root [Single]
A-form

| fsqrt | FRT,FRB | $(R c=0)$ |
| :--- | :--- | :--- |
| fsqrt. | FRT,FRB | $(R c=1)$ |


| 63 | FRT | I// | FRB | /// | 22 | Rc |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 | 11 | 16 | 21 | 26 |


| fsqrts | FRT,FRB | $(R c=0)$ |
| :--- | :--- | :--- |
| fsqrts. | FRT,FRB | $(R c=1)$ |


| 59 | FRT | I/I | FRB | I/I | 22 | Rc |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 | 26 |
| 31 |  |  |  |  |  |  |

The square root of the floating-point operand in register FRB is placed into register FRT.

If the most significant bit of the resultant significand is not 1 , the result is normalized. The result is rounded to the target precision under control of the Floating-Point Rounding Control field RN of the FPSCR and placed into register FRT.

Operation with various special values of the operand is summarized below.

| Operand | Result | Exception |
| :---: | :---: | :---: |
| - | QNaN ${ }^{1}$ | VXSQRT |
| $<0$ | QNaN ${ }^{1}$ | VXSQRT |
| -0 | -0 | None |
| $+\infty$ | + | None |
| SNaN | QNaN ${ }^{1}$ | VXSNAN |
| QNaN | QNaN | None |
| No resu | FPSCR |  |

FPSCR $_{\text {FPRF }}$ is set to the class and sign of the result, except for Invalid Operation Exceptions when $F_{P S C R}^{V E}=1$.

## Special Registers Altered:

FPRF FR FI
FX XX
VXSNAN VXSQRT
CR1
(if $\mathrm{Rc}=1$ )

## Floating Reciprocal Estimate [Single]

 A-formfre $\quad$ FRT,FRB
[Category:Floating-Point.Phased-In]

| fre. FRT,FRB |
| :--- |
| [Category: Floating-Point.Record.Phased-In] |
| (Rc=1) |
| 63 FRT I/I FRB I/I 24 Rc <br> 0  6 11 16 21 26 |
| 31 |


| fres fres. | FRT,FRB FRT,FRB |  |  |  | $\begin{aligned} & (\mathrm{Rc}=0) \\ & (\mathrm{Rc}=1) \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $59$ | ${ }_{6}$ FRT | $11 / 1$ | ${ }_{16}$ FRB | $21 / 1 /$ | ${ }_{26} 24$ | Rc <br> 31 |

A estimate of the reciprocal of the floating-point operand in register FRB is placed into register FRT. The estimate placed into register FRT is correct to a precision of one part in 256 of the reciprocal of (FRB), i.e.,

$$
\text { ABS }\left(\frac{\text { estimate }-1 / x}{1 / x}\right) \leq \frac{1}{256}
$$

where x is the initial value in FRB.
Operation with various special values of the operand is summarized below.

| Operand | Result | Exception |
| :---: | :---: | :---: |
| - | -0 | None |
| -0 | $-\infty^{1}$ | ZX |
| +0 | $+\infty^{1}$ | ZX |
| + | +0 | None |
| SNaN | QNaN ${ }^{2}$ | VXSNAN |
| QNaN | QNaN | None |
| 1 No result if FPSCR ${ }_{\text {ZE }}=1$. |  |  |
| No resut | f FPSCR |  |

FPSCR $_{\text {FPRF }}$ is set to the class and sign of the result, except for Invalid Operation Exceptions when FPSCR $_{\text {VE }}=1$ and Zero Divide Exceptions when FPSCR $_{\text {ZE }}=1$.
The results of executing this instruction may vary between implementations, and between different executions on the same implementation.
Special Registers Altered:
FPRF FR (undefined) FI (undefined)
FX OX UX ZX XX (undefined)
VXSNAN
CR1
(if $\mathrm{Rc}=1$ )

## Floating Reciprocal Square Root Estimate [Single]

| frsqrate FRT,FRB | (Rc=0) |
| :--- | :--- |
| [Category:Floating-Point.Phased-In] |  |
| frsqre. FRT,FRB |  |
| [Category:Floating-Point.Record.Phased-In] |  |


| 63 | FRT | I/I | FRB | I/I | 26 | Rc |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 | 26 |


| frsqrtes frsartes. | FRT,FRB FRT,FRB |  |  |  | $\begin{aligned} & (R \mathrm{R}=0) \\ & (\mathrm{Rc}=1) \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 59 | FRT | //] | FRB | //] |  | Rc |
| 0 | 6 | 11 | 16 | 21 | 26 | 31 |

A estimate of the reciprocal of the square root of the floating-point operand in register FRB is placed into register FRT. The estimate placed into register FRT is correct to a precision of one part in 32 of the reciprocal of the square root of (FRB), i.e.,

$$
\operatorname{ABS}\left(\frac{\text { estimate }-1 /(\sqrt{x})}{1 /(\sqrt{x})}\right) \leq \frac{1}{32}
$$

where $x$ is the initial value in FRB.
Operation with various special values of the operand is summarized below.

| Operand | Result | Exception |
| :--- | :--- | :--- |
| $-\infty$ | QNaN $^{2}$ | VXSQRT |
| $<0$ | $\mathrm{QNaN}^{2}$ | VXSQRT |
| -0 | $-\infty^{1}$ | ZX |
| +0 | $+\infty^{1}$ | ZX |
| $+\infty$ | +0 | None |
| SNaN | $\mathrm{QNaN}^{2}$ | VXSNAN |
| QNaN | QNaN | None |
| 1 | No result if FPSCR |  |
| 2 | $=1$. |  |
| 2 | No result if $\mathrm{FPSCR}_{\text {VE }}=1$. |  |

FPSCR $_{\text {FPRF }}$ is set to the class and sign of the result, except for Invalid Operation Exceptions when FPSCR $_{\text {VE }}=1$ and Zero Divide Exceptions when $\mathrm{FPSCR}_{\mathrm{ZE}}=1$.
The results of executing this instruction may vary between implementations, and between different executions on the same implementation.

## Special Registers Altered:

FPRF FR (undefined) FI (undefined)
FX ZX XX (undefined)
VXSNAN VXSQRT
CR1 (if $\mathrm{Rc}=1$ )

### 4.6.5.2 Floating-Point Multiply-Add Instructions

These instructions combine a multiply and an add operation without an intermediate rounding operation. The fraction part of the intermediate product is 106 bits wide (L bit, FRACTION), and all 106 bits take part in the add/ subtract portion of the instruction.

Status bits are set as follows.
■ Overflow, Underflow, and Inexact Exception bits, the FR and FI bits, and the FPRF field are set
based on the final result of the operation, and not on the result of the multiplication.
■ Invalid Operation Exception bits are set as if the multiplication and the addition were performed using two separate instructions (fmuls], followed by fadd[s] or $\boldsymbol{f s u b}[\boldsymbol{s}]$ ). That is, multiplication of infinity by 0 or of anything by an SNaN , and/or addition of an SNaN , cause the corresponding exception bits to be set.

| Floating | Multiply-Add [Single] | A-form |
| :--- | :--- | ---: |
| fmadd | FRT,FRA,FRC,FRB | $(\mathrm{Rc}=0)$ |
| fmadd. | FRT,FRA,FRC,FRB | $(\mathrm{Rc}=1)$ |


| 63 | FRT | FRA | FRB | FRC | 29 | Rc |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 6 | 11 | 16 | 21 | 26 | 31 |


| fmadds | FRT,FRA,FRC,FRB | $(R \mathrm{c}=0)$ |
| :--- | :--- | :--- |
| fmadds. | FRT,FRA,FRC,FRB | $(\mathrm{Rc}=1)$ |


| 59 | FRT | FRA | FRB | FRC | 29 | Rc |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 | 26 |
| 31 |  |  |  |  |  |  |

The operation

$$
F R T \leftarrow[(F R A) \times(F R C)]+(F R B)
$$

is performed.
The floating-point operand in register FRA is multiplied by the floating-point operand in register FRC. The floating-point operand in register FRB is added to this intermediate result.

If the most significant bit of the resultant significand is not 1 , the result is normalized. The result is rounded to the target precision under control of the Floating-Point Rounding Control field RN of the FPSCR and placed into register FRT.
FPSCR $_{\text {FPRF }}$ is set to the class and sign of the result, except for Invalid Operation Exceptions when $\mathrm{FPSCR}_{\mathrm{VE}}=1$.

## Special Registers Altered:

FPRF FR FI<br>FX OX UX XX<br>VXSNAN VXISI VXIMZ<br>CR1

(if $\mathrm{Rc}=1$ )

Floating Multiply-Subtract [Single] A-form

| fmsub | FRT,FRA,FRC,FRB | $(R c=0)$ |
| :--- | :--- | :--- |
| fmsub. | FRT,FRA,FRC,FRB | $(R c=1)$ |


| 63 | FRT | FRA | FRB | FRC | 28 | Rc |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 | 26 |


| fmsubs | FRT,FRA,FRC,FRB | $(R c=0)$ |
| :--- | :--- | :--- |
| fmsubs. | FRT,FRA,FRC,FRB | $(R c=1)$ |


| 59 | FRT | FRA | FRB | FRC | 28 | RC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 | 26 |
| 31 |  |  |  |  |  |  |

The operation

$$
\mathrm{FRT} \leftarrow[(\mathrm{FRA}) \times(\mathrm{FRC})]-(\mathrm{FRB})
$$

is performed.
The floating-point operand in register FRA is multiplied by the floating-point operand in register FRC. The floating-point operand in register FRB is subtracted from this intermediate result.

If the most significant bit of the resultant significand is not 1 , the result is normalized. The result is rounded to the target precision under control of the Floating-Point Rounding Control field RN of the FPSCR and placed into register FRT.
FPSCR $_{\text {FPRF }}$ is set to the class and sign of the result, except for Invalid Operation Exceptions when FPSCR $_{V E}=1$.

## Special Registers Altered:

FPRF FR FI
FX OX UX XX
VXSNAN VXISI VXIMZ
CR1
(if $\mathrm{Rc}=1$ )

## Floating Negative Multiply-Add [Single] A-form

| fnmadd | FRT,FRA,FRC,FRB | $(\mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| fnmadd. | FRT,FRA,FRC,FRB | $(\mathrm{Rc}=1)$ |


| 63 | FRT | FRA | FRB | FRC | 31 | Rc |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 6 | 11 | 16 | 21 | 26 | 31 |


| fnmadds | FRT,FRA,FRC,FRB | $(\mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| fnmadds. | FRT,FRA,FRC,FRB | $(\mathrm{Rc}=1)$ |


| 59 | FRT | FRA | FRB | FRC | 31 | Rc |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 | 26 |

The operation

$$
\text { FRT } \leftarrow-([(F R A) \times(F R C)]+(F R B))
$$

is performed.
The floating-point operand in register FRA is multiplied by the floating-point operand in register FRC. The floating-point operand in register FRB is added to this intermediate result.
If the most significant bit of the resultant significand is not 1 , the result is normalized. The result is rounded to the target precision under control of the Floating-Point Rounding Control field RN of the FPSCR, then negated and placed into register FRT.

This instruction produces the same result as would be obtained by using the Floating Multiply-Add instruction and then negating the result, with the following exceptions.

- QNaNs propagate with no effect on their "sign" bit.
- QNaNs that are generated as the result of a disabled Invalid Operation Exception have a "sign" bit of 0 .
- SNaNs that are converted to QNaNs as the result of a disabled Invalid Operation Exception retain the "sign" bit of the SNaN.

FPSCR $_{\text {FPRF }}$ is set to the class and sign of the result, except for Invalid Operation Exceptions when FPSCR ${ }_{V E}=1$.

## Special Registers Altered:

FPRF FR FI
FX OX UX XX
VXSNAN VXISI VXIMZ
CR1
(if $\mathrm{Rc}=1$ )

## Floating Negative Multiply-Subtract [Single] <br> A-form

| fnmsub | FRT,FRA,FRC,FRB | $(R \mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| fnmsub. | FRT,FRA,FRC,FRB | $(\mathrm{Rc}=1)$ |


| $0$ | $6_{6}$ FRT | ${ }_{11}$ FRA | ${ }_{16}{ }^{\text {FRB }}$ | ${ }_{21} \mathrm{FRC}$ |  | Rc 31 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| fnmsubs | FRT,FRA,FRC,FRB FRT,FRA,FRC,FRB |  |  | $\begin{aligned} & (\mathrm{Rc}=0) \\ & (\mathrm{Rc}=1) \end{aligned}$ |  |  |
| fnmsubs. |  |  |  |  |  |  |


| 59 | FRT | FRA | FRB | FRC | 30 | Rc |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 616 | 21 | 26 | 31 |  |

The operation

$$
F R T \leftarrow-([(F R A) \times(F R C)]-(F R B))
$$

is performed.
The floating-point operand in register FRA is multiplied by the floating-point operand in register FRC. The floating-point operand in register FRB is subtracted from this intermediate result.
If the most significant bit of the resultant significand is not 1 , the result is normalized. The result is rounded to the target precision under control of the Floating-Point Rounding Control field RN of the FPSCR, then negated and placed into register FRT.

This instruction produces the same result as would be obtained by using the Floating Multiply-Subtract instruction and then negating the result, with the following exceptions.

■ QNaNs propagate with no effect on their "sign" bit.

- QNaNs that are generated as the result of a disabled Invalid Operation Exception have a "sign" bit of 0 .
- SNaNs that are converted to QNaNs as the result of a disabled Invalid Operation Exception retain the "sign" bit of the SNaN.

FPSCR $_{\text {FPRF }}$ is set to the class and sign of the result, except for Invalid Operation Exceptions when $\mathrm{FPSCR}_{\mathrm{VE}}=1$.

## Special Registers Altered: <br> FPRF FR FI <br> FX OX UX XX <br> VXSNAN VXISI VXIMZ <br> CR1

(if $\mathrm{Rc}=1$ )

### 4.6.6 Floating-Point Rounding and Conversion Instructions

## Programming Note

Examples of uses of these instructions to perform various conversions can be found in Section E.2, "Floating-Point Conversions [Category: Float-ing-Point]" on page 334.

### 4.6.6.1 Floating-Point Rounding Instruction

Floating Round to Single-Precision
X-form

| frsp | FRT,FRB FRT,FRB |  |  | $\begin{aligned} & (\mathrm{Rc}=0) \\ & (\mathrm{Rc}=1) \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| frsp. |  |  |  |  |  |
| 063 | $6_{6} \text { FRT }$ | $11^{\prime \prime \prime}$ | ${ }_{16}{ }^{\text {FRB }}$ | 12 | Rc <br> 31 |

The floating-point operand in register FRB is rounded to single-precision, using the rounding mode specified by FPSCR RN , and placed into register FRT.

The rounding is described fully in Section A.1, "Float-ing-Point Round to Single-Precision Model" on page 299.

FPSCR $_{\text {FPRF }}$ is set to the class and sign of the result, except for Invalid Operation Exceptions when $\mathrm{FPSCR}_{\mathrm{VE}}=1$.

```
Special Registers Altered:
    FPRF FR FI
    FX OX UX XX
    VXSNAN
    CR1

\subsection*{4.6.6.2 Floating-Point Convert To/From Integer Instructions}

Floating Convert To Integer Doubleword X-form
\begin{tabular}{|c|c|c|c|c|c|}
\hline fctid fctid. & \multicolumn{2}{|l|}{FRT,FRB FRT,FRB} & & & \[
\begin{aligned}
& (\mathrm{Rc}=0) \\
& (\mathrm{Rc}=1)
\end{aligned}
\] \\
\hline 63 & FRT & I/I & FRB & 814 & Rc \\
\hline 0 & & & 6 & & 31 \\
\hline
\end{tabular}

The floating-point operand in register FRB is converted to a 64-bit signed fixed-point integer, using the rounding mode specified by FPSCR RN , and placed into register FRT.

If the operand in FRB is greater than \(2^{63}-1\), then FRT is set to \(0 \times 7\) FFF_FFFF_FFFF_FFFF. If the operand in FRB is less than \(-2^{63}\), then FRT is set to 0x8000_0000_0000_0000.

The conversion is described fully in Section A.2, "Float-ing-Point Convert to Integer Model" on page 303.

Except for enabled Invalid Operation Exceptions, FPSCR \(_{\text {FPRF }}\) is undefined. FPSCR \(_{\text {FR }}\) is set if the result is incremented when rounded. FPSCR \(_{\text {FI }}\) is set if the result is inexact.

Special Registers Altered:
FPRF (undefined) FR FI
FX XX
VXSNAN VXCVI
CR1
(if \(\mathrm{Rc}=1\) )

\section*{Floating Convert To Integer Doubleword with round toward Zero X-form}


The floating-point operand in register FRB is converted to a 64-bit signed fixed-point integer, using the rounding mode Round toward Zero, and placed into register FRT.
If the operand in FRB is greater than \(2^{63}-1\), then FRT is set to \(0 \times 7\) FFF_FFFF_FFFF_FFFFF. If the operand in FRB is less than \(-2^{63}\), then FRT is set to 0x8000_0000_0000_0000.
The conversion is described fully in Section A.2, "Float-ing-Point Convert to Integer Model" on page 303.

Except for enabled Invalid Operation Exceptions, FPSCR \(_{\text {FPRF }}\) is undefined. FPSCR \(_{\text {FR }}\) is set if the result is incremented when rounded. FPSCR \(_{F I}\) is set if the result is inexact.

\section*{Special Registers Altered:}

FPRF (undefined) FR FI
FX XX
VXSNAN VXCVI
CR1
(if \(\mathrm{Rc}=1\) )

\section*{Floating Convert To Integer Word X-form}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline fctiw fctiw. & \multicolumn{2}{|l|}{FRT,FRB FRT,FRB} & & & \multicolumn{2}{|r|}{\[
\begin{aligned}
& (\mathrm{Rc}=0) \\
& (\mathrm{Rc}=1)
\end{aligned}
\]} \\
\hline 063 & \(6_{6}\) FRT & \(11 /\) & \({ }_{16}\) FRB & 21 & 14 & \begin{tabular}{|r|}
Rc \\
31
\end{tabular} \\
\hline
\end{tabular}

The floating-point operand in register FRB is converted to a 32-bit signed fixed-point integer, using the rounding mode specified by \(\mathrm{FPSCR}_{\mathrm{RN}}\), and placed into \(\mathrm{FRT}_{32: 63}\). The contents of \(\mathrm{FRT}_{0: 31}\) are undefined.
If the operand in FRB is greater than \(2^{31}-1\), then bits 32:63 of FRT are set to 0x7FFF_FFFF. If the operand in FRB is less than \(-2^{31}\), then bits 32:63 of FRT are set to 0x8000_0000.
The conversion is described fully in Section A.2, "Float-ing-Point Convert to Integer Model" on page 303.

Except for enabled Invalid Operation Exceptions, FPSCR \(_{\text {FPRF }}\) is undefined. FPSCR \(_{\text {FR }}\) is set if the result is incremented when rounded. FPSCR \({ }_{F I}\) is set if the result is inexact.
Special Registers Altered:
FPRF (undefined) FR FI
FX XX
VXSNAN VXCVI
CR1
(if \(\mathrm{Rc}=1\) )

\section*{Floating Convert To Integer Word with round toward Zero X-form}
\begin{tabular}{lll} 
fctiwz & FRT,FRB & \((\mathrm{Rc}=0)\) \\
fctiwz. & FRT,FRB & \((\mathrm{Rc}=1)\)
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline 63 & FRT & \multicolumn{1}{|l|}{} & FRB & & 15 \\
\hline 0 & & 11 & 16 & 21 & \\
\hline
\end{tabular}

The floating-point operand in register FRB is converted to a 32-bit signed fixed-point integer, using the rounding mode Round toward Zero, and placed into \(\mathrm{FRT}_{32: 63}\). The contents of \(\mathrm{FRT}_{0: 31}\) are undefined.
If the operand in FRB is greater than \(2^{31}-1\), then bits 32:63 of FRT are set to 0x7FFF_FFFF. If the operand in FRB is less than \(-2^{31}\), then bits 32:63 of FRT are set to \(0 \times 8000 \_0000\).

The conversion is described fully in Section A.2, "Float-ing-Point Convert to Integer Model".

Except for enabled Invalid Operation Exceptions, FPSCR \(_{\text {FPRF }}\) is undefined. FPSCR \(_{\text {FR }}\) is set if the result is incremented when rounded. FPSCR \(_{\text {FI }}\) is set if the result is inexact.
```

```
Special Registers Altered:
```

```
Special Registers Altered:
    FPRF (undefined) FR FI
    FPRF (undefined) FR FI
    FX XX
    FX XX
    VXSNAN VXCVI
    VXSNAN VXCVI
    CR1 (if Rc=1)
```

```
    CR1 (if Rc=1)
```

```
Floating Convert From Integer
Doubleword X-form
\begin{tabular}{lll} 
fcfid & FRT,FRB & \((R c=0)\) \\
fcfid. & FRT,FRB & \((R c=1)\)
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline 63 & FRT & \multicolumn{1}{|l|}{} & FRB & & 846 \\
\hline 0 & & 11 & 16 & 21 & \\
31 \\
\hline
\end{tabular}

The 64-bit signed fixed-point operand in register FRB is converted to an infinitely precise floating-point integer. converted to an infinitely precise floating-point integer.
The result of the conversion is rounded to double-precision, using the rounding mode specified by FPSCR \({ }_{\text {RN }}\), and placed into register FRT.
The conversion is described fully in Section A.3, "Float-ing-Point Convert from Integer Model".

FPSCR \(_{\text {FPRF }}\) is set to the class and sign of the result. FPSCR \(_{F R}\) is set if the result is incremented when rounded. FPSCR \(_{\text {FI }}\) is set if the result is inexact.

\section*{Special Registers Altered:}

FPRF FR FI
FX XX
CR1
(if \(\mathrm{Rc}=1\) )
fcfid. FRT,FRB (Rc=1)

\subsection*{4.6.6.3 Floating Round to Integer Instructions [Category: Float-ing-Point.Phased-In]}

The Floating Round to Integer instructions provide direct support for rounding functions found in high level languages. For example, frin, friz, frip, and frim implement \(\mathrm{C}++\) round(), trunc(), ceil(), and floor(), respectively. Note that frin does not implement the IEEE Round to Nearest function, which is often further described as "ties to even." The rounding performed by these instructions is described fully in Section A.4, "Floating-Point Round to Integer Model" on page 307.

\section*{Programming Note}

These instructions set FPSCR FR FI to 0b00 regardless of whether the result is inexact or rounded because there is a desire to preserve the value of FPSCR \(_{\text {XX }}\). Furthermore, it is believed that most programs do not need to know whether these rounding operations produce inexact or rounded results. If it is necessary to determine whether the result is inexact or rounded, software must compare the result with the original source operand.

\section*{Floating Round to Integer Nearest X-form}


The floating-point operand in register FRB is rounded to an integral value as follows, with the result placed into register FRT. If the sign of the operand is positive, (FRB) +0.5 is truncated to an integral value, otherwise (FRB) - 0.5 is truncated to an integral value.
FPSCR \(_{\text {FPRF }}\) is set to the class and sign of the result, except for Invalid Operation Exceptions when FPSCR \(_{V E}=1\).
```

Special Registers Altered:
FPRF FR (set to 0) FI (set to 0)
FX
VXSNAN
CR1 (if Rc=1)

```

Floating Round to Integer Toward Zero \(X\)-form
friz
friz. \begin{tabular}{l} 
FRT,FRB \\
FRT,FRB
\end{tabular}\(\quad\)\begin{tabular}{l} 
(Rc=0) \\
\((R c=1)\)
\end{tabular}

The floating-point operand in register FRB is rounded to an integral value using the rounding mode round toward zero, and the result is placed into register FRT.

FPSCR \(_{\text {FPRF }}\) is set to the class and sign of the result, except for Invalid Operation Exceptions when \(F_{P S C R}^{V E}=1\).
Special Registers Altered:
```

FPRF FR (set to 0) FI (set to 0)
FX
VXSNAN

```
CR1
(if \(\mathrm{Rc}=1\) )

Floating Round to Integer Plus
X-form


The floating-point operand in register FRB is rounded to an integral value using the rounding mode round toward +infinity, and the result is placed into register FRT.

FPSCR \(_{\text {FPRF }}\) is set to the class and sign of the result, except for Invalid Operation Exceptions when FPSCR \(_{\text {VE }}=1\).

\section*{Special Registers Altered:}
\[
\begin{aligned}
& \text { FPRF FR (set to } 0) \mathrm{FI}(\text { set to } 0) \\
& \text { FX } \\
& \text { VXSNAN } \\
& \text { CR1 } \quad \text { (if Rc }=1)
\end{aligned}
\]

Floating Round to Integer Minus X-form


The floating-point operand in register FRB is rounded to an integral value using the rounding mode round toward -infinity, and the result is placed into register FRT.

FPSCR \(_{\text {FPRF }}\) is set to the class and sign of the result, except for Invalid Operation Exceptions when FPSCR \(_{\text {VE }}=1\).

\section*{Special Registers Altered:}

FPRF FR (set to 0) FI (set to 0)
FX
VXSNAN
CR1
(if \(\mathrm{Rc}=1\) )

\subsection*{4.6.7 Floating-Point Compare Instructions}

The floating-point Compare instructions compare the contents of two floating-point registers. Comparison ignores the sign of zero (i.e., regards +0 as equal to \(-0)\). The comparison can be ordered or unordered.

The comparison sets one bit in the designated CR field to 1 and the other three to 0 . The FPCC is set in the same way.

The CR field and the FPCC are set as follows.
\begin{tabular}{lll} 
Bit & Name & Description \\
0 & FL & (FRA) \(<\) (FRB) \\
1 & FG & (FRA) \(>\) (FRB) \\
2 & FE & (FRA) \(=\) (FRB) \\
3 & FU & (FRA) ? (FRB) (unordered)
\end{tabular}

Floating Compare Unordered X-form
fcmpu BF,FRA,FRB
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline 63 & BF & \(/ /\) & FRA & FRB & & 0 & 1 \\
0 & & 6 & 9 & 11 & 16 & 21 & \\
31 \\
\hline
\end{tabular}
```

if (FRA) is a NaN or
(FRB) is a NaN then c \leftarrow 0b0001
else if (FRA) < (FRB) then c \& 0b1000
else if (FRA) > (FRB) then c \leftarrow 0b0100
else c \& 0b0010
FPCC \leftarrow C
CR 4\timesBF: 4\timesBF+3}\leftarrow\leftarrow\textrm{C
if (FRA) is an SNaN or
(FRB) is an SNaN then
VXSNAN }\leftarrow

```

The floating-point operand in register FRA is compared to the floating-point operand in register FRB. The result of the compare is placed into CR field BF and the FPCC.

If either of the operands is a NaN , either quiet or signaling, then CR field BF and the FPCC are set to reflect unordered. If either of the operands is a Signaling NaN , then VXSNAN is set.

\section*{Special Registers Altered:}

CR field BF
FPCC
FX
VXSNAN

Floating Compare Ordered X-form
```

fcmpo BF,FRA,FRB

```
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline 63 & BF & \(/ /\) & FRA & FRB & & 32 & 1 \\
0 & & 6 & 9 & 11 & 16 & 21 & \\
\hline
\end{tabular}
```

if (FRA) is a NaN or
(FRB) is a NaN then c \leftarrow 0b0001
else if (FRA) < (FRB) then c \leftarrow 0b1000
else if (FRA) > (FRB) then c }\leftarrow00010
else c}\leftarrow00b001
FPCC \leftarrow с
CR 4\timesBF:4\timesBF+3
if (FRA) is an SNaN or
(FRB) is an SNaN then
VXSNAN }\leftarrow
if VE = 0 then VXVC \leftarrow 1
else if (FRA) is a QNaN or
(FRB) is a QNaN then VXVC }\leftarrow

```

The floating-point operand in register FRA is compared to the floating-point operand in register FRB. The result of the compare is placed into CR field BF and the FPCC.

If either of the operands is a NaN , either quiet or signaling, then CR field BF and the FPCC are set to reflect unordered. If either of the operands is a Signaling NaN , then VXSNAN is set and, if Invalid Operation is disabled (VE=0), VXVC is set. If neither operand is a Signaling NaN but at least one operand is a Quiet NaN , then VXVC is set.

Special Registers Altered:
CR field BF
FPCC
FX
VXSNAN VXVC

\subsection*{4.6.8 Floating-Point Select Instruction}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{5}{|l|}{Floating Select} & \multicolumn{2}{|l|}{A-form} \\
\hline fsel & \multicolumn{4}{|l|}{\multirow[t]{2}{*}{FRT,FRA,FRC,FRB
FRT,FRA,FRC,FRB}} & \multicolumn{2}{|r|}{\multirow[t]{2}{*}{\[
\begin{aligned}
& (\mathrm{Rc}=0) \\
& (\mathrm{Rc}=1)
\end{aligned}
\]}} \\
\hline fsel. & & & & & & \\
\hline 63 & FRT & FRA & FRB & FRC & 23 & RC \\
\hline 0 & 6 & 11 & 16 & 21 & 26 & 31 \\
\hline
\end{tabular}
```

if (FRA) \geq0.0 then FRT }\leftarrow\mathrm{ (FRC)
else FRT \leftarrow (FRB)

```

The floating-point operand in register FRA is compared to the value zero. If the operand is greater than or equal to zero, register FRT is set to the contents of register FRC. If the operand is less than zero or is a NaN , register FRT is set to the contents of register FRB. The comparison ignores the sign of zero (i.e., regards +0 as equal to -0 ).

\section*{Special Registers Altered:}

\section*{CR1}
(if \(\mathrm{Rc}=1\) )

\section*{Programming Note}

Examples of uses of this instruction can be found in Sections E.2, "Floating-Point Conversions [Category: Floating-Point]" on page 334 and E.3, "Float-ing-Point Selection [Category: Floating-Point]" on page 336.
Warning: Care must be taken in using fsel if IEEE compatibility is required, or if the values being tested can be NaNs or infinities; see Section E.3.4, "Notes" on page 336.

\subsection*{4.6.9 Floating-Point Status and Control Register Instructions}

Every Floating-Point Status and Control Register instruction synchronizes the effects of all floating-point instructions executed by a given processor. Executing a Floating-Point Status and Control Register instruction ensures that all floating-point instructions previously initiated by the given processor have completed before the Floating-Point Status and Control Register instruction is initiated, and that no subsequent floating-point instructions are initiated by the given processor until the Floating-Point Status and Control Register instruction has completed. In particular:
- All exceptions that will be caused by the previously initiated instructions are recorded in the FPSCR before the Floating-Point Status and Control Register instruction is initiated.
- All invocations of the system floating-point enabled exception error handler that will be caused by the previously initiated instructions have occurred before the Floating-Point Status and Control Register instruction is initiated.

■ No subsequent floating-point instruction that depends on or alters the settings of any FPSCR bits is initiated until the Floating-Point Status and Control Register instruction has completed.
(Floating-point Storage Access instructions are not affected.)


The contents of the FPSCR are placed into \(\mathrm{FRT}_{32: 63}\). The contents of \(\mathrm{FRT}_{0: 31}\) are undefined.

Special Registers Altered:
CR1
(if \(\mathrm{Rc}=1\) )

\section*{Move to Condition Register from FPSCR \\ X-form}
morfs BF,BFA
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline 63 & BF & \(/ I\) & BFA & \(/ /\) & III & & 64 & 1 \\
\hline 0 & & 6 & 9 & 11 & 14 & 16 & & 21 \\
\hline
\end{tabular}

The contents of FPSCR field BFA are copied to Condition Register field BF. All exception bits copied are set to 0 in the FPSCR. If the FX bit is copied, it is set to 0 in the FPSCR.

\section*{Special Registers Altered:}
\begin{tabular}{ll} 
CR field BF & \\
FX OX & (if \(\mathrm{BFA}=0\) ) \\
UX ZX XX VXSNAN & (if \(\mathrm{BFA}=1\) ) \\
VXISI VXIDI VXZDZ VXIMZ & (if \(B F A=2\) ) \\
VXVC & (if \(\mathrm{BFA}=3\) ) \\
VXSOFT VXSQRT VXCVI & (if \(B F A=5\) )
\end{tabular}

Move To FPSCR Fields
XFL-form


The contents of bits 32:63 of register FRB are placed into the FPSCR under control of the field mask specified by FLM. The field mask identifies the 4-bit fields affected. Let \(i\) be an integer in the range \(0-7\). If \(\mathrm{FLM}_{\mathrm{i}}=1\) then FPSCR field \(i(F P S C R\) bits \(4 \times i+32: 4 \times i+35\) ) is set to the contents of the corresponding field of the low-order 32 bits of register FRB.
FPSCR \(_{\text {FX }}\) is altered only if \(\mathrm{FLM}_{0}=1\).

\section*{Special Registers Altered:}

FPSCR fields selected by mask CR1
(if \(\mathrm{Rc}=1\) )

\section*{Programming Note}

Updating fewer than all eight fields of the FPSCR may have substantially poorer performance on some implementations than updating all the fields.

\section*{Programming Note}

When FPSCR \({ }_{32: 35}\) is specified, bits 32 (FX) and 35 (OX) are set to the values of (FRB) \({ }_{32}\) and (FRB) \({ }_{35}\) (i.e., even if this instruction causes OX to change from 0 to \(1, \mathrm{FX}\) is set from \((\mathrm{FRB})_{32}\) and not by the usual rule that FX is set to 1 when an exception bit changes from 0 to 1). Bits 33 and 34 (FEX and VX) are set according to the usual rule, given on page 95, and not from (FRB) \({ }_{33: 34 \text { - }}\)

\section*{Move To FPSCR Bit 0}
\begin{tabular}{ll} 
mtfsb0 & \(B T\) \\
\(m t f s b 0\). & \(B T\)
\end{tabular}

X-form
( \(\mathrm{Rc}=0\) ) mtfsb1 BT
( \(\mathrm{Rc}=1\) ) mtfsb1. BT

X-form
( \(\mathrm{Rc}=0\) ) ( \(\mathrm{Rc}=1\) )
\begin{tabular}{|l|l|l|l|l|l|l|}
\hline 63 & BT & & I/I & I/I & & 38 \\
\hline 0 & & & 11 & 16 & 21 & \\
\hline
\end{tabular}

Bit \(B T+32\) of the FPSCR is set to 1 .
Special Registers Altered:
FPSCR bits BT+32 and FX CR1
(if \(\mathrm{Rc}=1\) )

\section*{Programming Note}

Bits 32 and 34 (FEX and VX) cannot be explicitly set.

\section*{Chapter 5. Vector Processor [Category: Vector]}
5.1 Vector Processor Overview ..... 134
5.2 Chapter Conventions ..... 134
5.2.1 Description of Instruction Operation 134
5.3 Vector Processor Registers ..... 135
5.3.1 Vector Registers ..... 135
5.3.2 Vector Status and Control Register135
5.3.3 VR Save Register ..... 136
5.4 Vector Storage Access Operations 136
5.4.1 Accessing Unaligned Storage Oper-ands ............................... . . . 138
5.5 Vector Integer Operations138
5.5.1 Integer Saturation ..... 139
5.6 Vector Floating-Point Operations ..... 140
5.6.1 Floating-Point Overview ..... 140
5.6.2 Floating-Point Exceptions ..... 140
5.6.2.1 NaN Operand Exception ..... 141
5.6.2.2 Invalid Operation Exception ..... 141
5.6.2.3 Zero Divide Exception ..... 141
5.6.2.4 Log of Zero Exception ..... 141
5.6.2.5 Overflow Exception ..... 141
5.6.2.6 Underflow Exception ..... 142
5.7 Vector Storage Access Instructions1 ..... 42
5.7.1 Storage Access Exceptions ..... 142
5.7.2 Vector Load Instructions ..... 143
5.7.3 Vector Store Instructions ..... 146
5.7.4 Vector Alignment Support Instruc- tions ..... 148
5.8 Vector Permute and Formatting Instructions ..... 149
5.8.1 Vector Pack and Unpack Instructions149
5.8.2 Vector Merge Instructions ..... 154
5.8.3 Vector Splat Instructions ..... 156
5.8.4 Vector Permute Instruction ..... 157
5.8.5 Vector Select Instruction ..... 157
5.8.6 Vector Shift Instructions ..... 158
5.9 Vector Integer Instructions ..... 160
5.9.1 Vector Integer Arithmetic Instructions160
5.9.1.1 Vector Integer Add Instructions 160
5.9.1.2 Vector Integer Subtract Instructions1635.9.1.3 Vector Integer Multiply Instructions166
5.9.1.4 Vector Integer Multiply-Add/Sum Instructions ..... 168
5.9.1.5 Vector Integer Sum-Across Instruc- tions. ..... 173
5.9.1.6 Vector Integer Average Instructions 175
5.9.1.7 Vector Integer Maximum and Mini- mum Instructions ..... 177
5.9.2 Vector Integer Compare Instructions181
5.9.3 Vector Logical Instructions ..... 184
5.9.4 Vector Integer Rotate and Shift Instructions ..... 185
5.10 Vector Floating-Point Instruction Set.189
5.10.1 Vector Floating-Point Arithmetic Instructions ..... 189
5.10.2 Vector Floating-Point Maximum and
Minimum Instructions. ..... 191
5.10.3 Vector Floating-Point Rounding and
Conversion Instructions ..... 192
5.10.4 Vector Floating-Point Compare Instructions ..... 195
5.10.5 Vector Floating-Point Estimate Instructions ..... 197
5.11 Vector Status and Control Register Instructions ..... 199

\subsection*{5.1 Vector Processor Overview}

This chapter describes the registers and instructions that make up the Vector Processor facility.

\subsection*{5.2 Chapter Conventions}

\subsection*{5.2.1 Description of Instruction Operation}

The following notation, in addition to that described in Section 1.3.2, is used in this chapter. Additional RTL functions are described in Appendix B.
\begin{tabular}{|c|c|}
\hline Notation
\[
x ? y: z
\] & \begin{tabular}{l}
Meaning \\
if the value of \(x\) is true, then the value of \(y\), otherwise the value \(z\).
\end{tabular} \\
\hline + & Integer addition. \\
\hline +fp & Floating-point addition. \\
\hline \(-_{\text {fp }}\) & Floating-point subtraction. \\
\hline \(\times_{\text {sui }}\) & Multiplication of a signed-integer (first operand) by an unsigned-integer (second operand). \\
\hline \({ }^{\text {fp }}\) & Floating-point multiplication. \\
\hline \(=\) int & Integer equals relation. \\
\hline =fp & Floating-point equals relation. \\
\hline <ui, \(\leq_{u i},>_{\text {ui }}\), & \(\geq_{u i}\) Unsigned-integer comparison relations. \\
\hline & Signed-integer comparison relations. \\
\hline & Floating-point comparison relations. \\
\hline LENGTH ( x & \(x\) ) Length of \(x\), in bits. If \(x\) is the word "element", \(\operatorname{LENGTH}(x)\) is the length, in bits, of the element implied by the instruction mnemonic. \\
\hline \(x \ll y\) & \begin{tabular}{l}
Result of shifting \(x\) left by \(y\) bits, filling vacated bits with zeros. \\
\(\mathrm{b} \leftarrow \operatorname{LENGTH}(\mathrm{x})\) \\
result \(\leftarrow(\mathrm{y}<\mathrm{b})\) ? \(\left(\mathrm{x}_{\mathrm{y}: \mathrm{b}-1} \|^{\mathrm{y}} 0\right):{ }^{\mathrm{b}_{0}}\)
\end{tabular} \\
\hline \(x \gg{ }_{\text {ui }} y\) & \begin{tabular}{l}
Result of shifting \(x\) right by \(y\) bits, filling vacated bits with zeros. \\
\(\mathrm{b} \leftarrow\) LENGTH \((\mathrm{x})\) \\
result \(\leftarrow(\mathrm{y}<\mathrm{b})\) ? \(\left({ }^{\mathrm{y}} 0 \| \mathrm{x}_{0}:(\mathrm{b}-\mathrm{y})-1\right):{ }^{\mathrm{b}} 0\)
\end{tabular} \\
\hline \(x \gg y\) & Result of shifting \(x\) right by \(y\) bits, filling vacated bits with copies of bit 0 (sign bit) of \(x\). \\
\hline & \begin{tabular}{l}
\(\mathrm{b} \leftarrow\) LENGTH \((\mathrm{x})\) \\
result \(\leftarrow(\mathrm{y}<\mathrm{b}) \quad\) ? \(\left({ }^{\mathrm{y}} \mathrm{x}_{0} \| \mathrm{x}_{0}:(\mathrm{b}-\mathrm{y})-1\right):{ }^{\mathrm{b}} \mathrm{x}_{0}\)
\end{tabular} \\
\hline \(x \lll y\) & Result of rotating \(x\) left by \(y\) bits. \(\mathrm{b} \leftarrow\) LENGTH ( x ) \\
\hline Chop(x, y) & \begin{tabular}{l}
result \(\leftarrow \mathrm{x}_{\mathrm{y}: b-1} \| \mathrm{x}_{0: \mathrm{y}-1}\) \\
Result of extending the right-most \(y\) bits of \(x\) on the left with zeros. \\
result \(\leftarrow x \&((1 \ll y)-1)\)
\end{tabular} \\
\hline EXTZ(x) & \begin{tabular}{l}
Result of extending \(x\) on the left with zeros. \(\mathrm{b} \leftarrow \operatorname{LENGTH}(\mathrm{x})\) \\
result \(\leftarrow \mathrm{x} \&((1 \ll \mathrm{~b})-1)\)
\end{tabular} \\
\hline
\end{tabular}

\section*{Clamp(x, y, z)}
\(x\) is interpreted as a signed integer. If the value of \(x\) is less than \(y\), then the value \(y\) is returned, else if the value of \(x\) is greater than \(z\), the value \(z\) is returned, else the value \(x\) is returned.
if ( \(x<y\) ) then
result \(\leftarrow \mathrm{y}\)
\(\mathrm{VSCR}_{\text {SAT }} \leftarrow 1\)
else if ( \(x>z\) ) then
result \(\leftarrow \mathrm{z}\)
\(\mathrm{VSCR}_{\text {SAT }} \leftarrow 1\)
else result \(\leftarrow \mathrm{x}\)
RoundToSPIntCeil(x)
The value \(x\) if \(x\) is a single-precision float-ing-point integer; otherwise the smallest single-precision floating-point integer that is greater than \(x\).
RoundToSPIntFloor(x)
The value x if x is a single-precision float-ing-point integer; otherwise the largest sin-gle-precision floating-point integer that is less than \(x\).
RoundToSPIntNear(x)
The value \(x\) if \(x\) is a single-precision float-ing-point integer; otherwise the single-precision floating-point integer that is nearest in value to \(x\) (in case of a tie, the even sin-gle-precision floating-point integer is used).
RoundToSPIntTrunc(x)
The value x if x is a single-precision float-ing-point integer; otherwise the largest sin-gle-precision floating-point integer that is less than \(x\) if \(x>0\), or the smallest sin-gle-precision floating-point integer that is greater than \(x\) if \(x<0\).
RoundToNearSP(x)
The single-precision floating-point number that is nearest in value to the infinitely-precise floating-point intermediate result \(x\) (in case of a tie, the single-precision float-ing-point value with the least-significant bit equal to 0 is used).
ReciprocalEstimateSP(x)
A single-precision floating-point estimate of the reciprocal of the single-precision floating-point number \(x\).
ReciprocalSquareRootEstimateSP(x)
A single-precision floating-point estimate of the reciprocal of the square root of the single-precision floating-point number \(x\).
LogBase2EstimateSP(x)
A single-precision floating-point estimate of the base 2 logarithm of the single-precision floating-point number \(x\).
Power2EstimateSP(x)
A single-precision floating-point estimate of the 2 raised to the power of the sin-gle-precision floating-point number \(x\).
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{16}{|c|}{Quadword} \\
\hline \multicolumn{4}{|c|}{Word 0} & \multicolumn{4}{|c|}{Word 1} & \multicolumn{4}{|c|}{Word 2} & \multicolumn{4}{|c|}{Word 3} \\
\hline \multicolumn{2}{|l|}{Halfword 0} & \multicolumn{2}{|l|}{Halfword 1} & \multicolumn{2}{|l|}{Halfword 2} & \multicolumn{2}{|l|}{Halfword 3} & \multicolumn{2}{|l|}{Halfword 4} & \multicolumn{2}{|l|}{Halfword 5} & \multicolumn{2}{|l|}{Halfword 6} & \multicolumn{2}{|l|}{Halfword 7} \\
\hline B0 & B1 & B2 & B3 & B4 & B5 & B6 & B7 & B8 & B9 & B10 & B11 & B12 & B13 & B14 & B15 \\
\hline & & 6 & 4 & 2 & 0 & 8 & 6 & & & & 8 & & 04 & & 20127 \\
\hline
\end{tabular}

Figure 57. Vector Register elements

\subsection*{5.3 Vector Processor Registers}

\subsection*{5.3.1 Vector Registers}

There are 32 Vector Registers (VRs), each containing 128 bits. See Figure 58. All computations and other data manipulation are performed on data residing in Vector Registers, and results are placed into a VR.
\begin{tabular}{|c|c|}
\hline VR0 \\
\hline VR1 \\
\hline\(\ldots\) & \\
\hline\(\cdots\) & \\
\hline VR30 \\
\hline VR31 & 127 \\
\hline
\end{tabular}

Figure 58. Vector Registers
Depending on the instruction, the contents of a Vector Register are interpreted as a sequence of equal-length elements (bytes, halfwords, or words) or as a quadword. Each of the elements is aligned at its natural boundary within the Vector Register, as shown in Figure 57. Many instructions perform a given operation in parallel on all elements in a Vector Register. Depending on the instruction, a byte, halfword, or word element can be interpreted as a signed-integer, an unsigned-integer, or a logical value; a word element can also be interpreted as a single-precision float-ing-point value. In the instruction descriptions, phrases like "signed-integer word element" are used as shorthand for "word element, interpreted as a signed-integer".

Load and Store instructions are provided that transfer a byte, halfword, word, or quadword between storage and a Vector Register.

\subsection*{5.3.2 Vector Status and Control Register}

The Vector Status and Control Register (VSCR) is a special 32-bit register (not an SPR) that is read and written in a manner similar to the FPSCR in the Power

ISA scalar floating-point unit. Special instructions (mfvscr and mtvscr) are provided to move the VSCR from and to a vector register. When moved to or from a vector register, the 32-bit VSCR is right justified in the 128 -bit vector register. When moved to a vector register, bits 0-95 of the vector register are cleared (set to 0 ).


Figure 59. Vector Status and Control Register
The bit definitions for the VSCR are as follows.

\section*{Bit(s) Description}

96:110 Reserved
111 Vector Non-Java Mode (NJ)
This bit controls how denormalized values are handled by Vector Floating-Point instructions.
0 Denormalized values are handled as specified by Java and the IEEE standard; see Section 5.6.1.
1 If an element in a source VR contains a denormalized value, the value 0 is used instead. If an instruction causes an Underflow Exception, the corresponding element in the target VR is set to 0 . In both cases the 0 has the same sign as the denormalized or underflowing value.

\section*{112:126 Reserved}

\section*{127 Vector Saturation (SAT)}

Every vector instruction having "Saturate" in its name implicitly sets this bit to 1 if any result of that instruction "saturates"; see Section 5.8. \(m t v s c r\) can alter this bit explicitly. This bit is sticky; that is, once set to 1 it remains set to 1 until it is set to 0 by an mtvscr instruction.

After the mfvscr instruction executes, the result in the target vector register will be architecturally precise. That is, it will reflect all updates to the SAT bit that could have been made by vector instructions logically preceding it in the program flow, and further, it will not reflect any SAT updates that may be made to it by vector instructions logically following it in the program flow. To implement this, processors may choose to make the mfvscr instruction execution serializing within the vec-
tor unit, meaning that it will stall vector instruction execution until all preceding vector instructions are complete and have updated the architectural machine state. This is permitted in order to simplify implementation of the sticky status bit (SAT) which would otherwise be difficult to implement in an out-of-order execution machine. The implication of this is that reading the VSCR can be much slower than typical Vector instructions, and therefore care must be taken in reading it, as advised in Section 5.5.1, to avoid performance problems.

The mtvscr is context synchronizing. This implies that all Vector instructions logically preceding an mtvscr in the program flow will execute in the architectural context ( NJ mode) that existed prior to completion of the mtvscr, and that all instructions logically following the mtvscr will execute in the new context ( NJ mode) established by the mtvscr.

\subsection*{5.3.3 VR Save Register}

The VR Save Register (VRSAVE) is a 32-bit register provided for application and operating system use.


Figure 60. VR Save Register

\section*{Programming Note}

The VRSAVE register can be used to indicate which VRs are currently being used by a program. If this is done, the operating system could save only those VRs when an "interrupt" occurs (see Book III), and could restore only those VRs when resuming the interrupted program.

If this approach is taken it must be applied rigorously; if a program fails to indicate that a given VR is in use, software errors may occur that will be difficult to detect and correct because they are tim-ing-dependent.
Some operating systems save and restore VRSAVE only for programs that also use other vector registers.

\subsection*{5.4 Vector Storage Access Operations}

The Vector Storage Access instructions provide the means by which data can be copied from storage to a Vector Register or from a Vector Register to storage. Instructions are provided that access byte, halfword, word, and quadword storage operands. These instructions differ from the fixed-point and floating-point Storage Access instructions in that vector storage operands are assumed to be aligned, and vector storage accesses are performed as if the appropriate number of low-order bits of the specified effective address (EA) were zero. For example, the low-order bit of EA is ignored for halfword Vector Storage Access instructions, and the low-order four bits of EA are ignored for quadword Vector Storage Access instructions. The effect is to load or store the storage operand of the specified length that contains the byte addressed by EA.
If a storage operand is unaligned, additional instructions must be used to ensure that the operand is correctly placed in a Vector Register or in storage. Instructions are provided that shift and merge the contents of two Vector Registers, such that an unaligned quadword storage operand can be copied between storage and the Vector Registers in a relatively efficient manner.

As shown in Figure 57, the elements in Vector Registers are numbered; the high-order (or most significant) byte element is numbered 0 and the low-order (or least significant) byte element is numbered 15 . The numbering affects the values that must be placed into the permute control vector for the Vector Permute instruction in order for that instruction to achieve the desired effects, as illustrated by the examples in the following subsections.

A vector quadword Load instruction for which the effective address (EA) is quadword-aligned places the byte in storage addressed by EA into byte element 0 of the target Vector Register, the byte in storage addressed by EA +1 into byte element 1 of the target Vector Register, etc. Similarly, a vector quadword Store instruction for which the EA is quadword-aligned places the contents of byte element 0 of the source Vector Register into the byte in storage addressed by EA, the contents of byte element 1 of the source Vector Register into the byte in storage addressed by EA+1, etc.

Figure 61 shows an aligned quadword in storage. Figure 62 shows the result of loading that quadword into a Vector Register or, equivalently, shows the contents that must be in a Vector Register if storing that Vector Register is to produce the storage contents shown in Figure 61.

When an aligned byte, halfword, or word storage operand is loaded into a Vector Register, the element (byte,
halfword, or word respectively) that receives the data is the element that would have received the data had the entire aligned quadword containing the storage operand addressed by EA been loaded. Similarly, when a byte, halfword, or word element in a Vector Register is stored into an aligned storage operand (byte, halfword, or word respectively), the element selected to be stored is the element that would have been stored into the storage operand addressed by EA had the entire Vector Register been stored to the aligned quadword containing the storage operand addressed by EA. (Byte storage operands are always aligned.)

For aligned byte, halfword, and word storage operands, if the corresponding element number is known when the program is written, the appropriate Vector Splat and Vector Permute instructions can be used to copy or replicate the data contained in the storage operand after loading the operand into a Vector Register. An example of this is given in the Programming Note for Vector Splat; see page 156. Another example is to replicate the element across an entire Vector Register before storing it into an arbitrary aligned storage operand of the same length; the replication ensures that the correct data are stored regardless of the offset of the storage operand in its aligned quadword in storage.


Figure 61. Aligned quadword storage operand
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 00 & 01 & 02 & 03 & 04 & 05 & 06 & 07 & 08 & 09 & \(0 A\) & \(0 B\) & \(0 C\) & \(0 D\) & \(0 E\) & \(0 F\) \\
\hline 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & \(A\) & \(B\) & \(C\) & \(D\) & E & F \\
\hline
\end{tabular}

Figure 62. Vector Register contents for aligned quadword Load or Store
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 00 & & & & & & & & & & & & 00 & 01 & 02 & 03 & 04 \\
\hline 10 & 05 & 06 & 07 & 08 & 09 & 0A & 0B & OC & 0D & 0E & 0F & & & & & \\
\hline & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & A & B & C & D & E & F \\
\hline
\end{tabular}

Figure 63. Unaligned quadword storage operand
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Vhi & & & & & & & & & & & & 00 & 01 & 02 & 03 & 04 \\
\hline VIo & 05 & 06 & 07 & 08 & 09 & OA & 0B & OC & OD & 0E & OF & & & & & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Vt , Vs & 00 & 01 & 02 & 03 & 04 & 05 & 06 & 07 & 08 & 09 & 0A & 0B & OC & 0D & OE & 0F \\
\hline & \multicolumn{16}{|r|}{15} \\
\hline
\end{tabular}

Figure 64. Vector Register contents

\subsection*{5.4.1 Accessing Unaligned Storage Operands}

Figure 63 shows an unaligned quadword storage operand that spans two aligned quadwords. In the remainder of this section, the aligned quadword that contains the most significant bytes of the unaligned quadword is called the most significant quadword (MSQ) and the aligned quadword that contains the least significant bytes of the unaligned quadword is called the least significant quadword (LSQ). Because the Vector Storage

Access instructions ignore the low-order bits of the effective address, the unaligned quadword cannot be transferred between storage and a Vector Register using a single instruction. The remainder of this section gives examples of accessing unaligned quadword storage operands. Similar sequences can be used to access unaligned halfword and word storage operands.

\section*{Programming Note}

The sequence of instructions given below is one approach that can be used to load the unaligned quadword shown in Figure 63 into a Vector Register. In Figure 64 Vhi and Vlo are the Vector Registers that will receive the most significant quadword and least significant quadword respectively. VRT is the target Vector Register.

After the two quadwords have been loaded into Vhi and Vlo, using Load Vector Indexed instructions, the alignment is performed by shifting the 32-byte quantity Vhi || Vlo left by an amount determined by the address of the first byte of the desired data. The shifting is done using a Vector Permute instruction for which the permute control vector is generated by a Load Vector for Shift Left instruction. The Load Vector for Shift Left instruction uses the same address specification as the Load Vector Indexed instruction that loads the Vhi register; this is the address of the desired unaligned quadword.

The following sequence of instructions copies the unaligned quadword storage operand into register Vt .
```

\# Assumptions:
\# Rb ! $=0$ and contents of $\mathrm{Rb}=0 \times B$
lvx Vhi,0,Rb \# load MSQ
lvsl Vp,0,Rb \# set permute control vector
addi $\mathrm{Rb}, \mathrm{Rb}, 16$ \# address of LSQ
lvx Vlo,0,Rb \# load LSQ
vperm Vt,Vhi,Vlo,Vp\# align the data

```

The procedure for storing an unaligned quadword is essentially the reverse of the procedure for loading one. However, a read-modify-write sequence is required that inserts the source quadword into two aligned quadwords in storage. The quadword to be stored is assumed to be in Vs; see Figure 64 The contents of Vs are shifted right and split into two parts, each of which
is merged (using a Vector Select instruction) with the current contents of the two aligned quadwords (MSQ and LSQ) that will contain the most significant bytes and least significant bytes, respectively, of the unaligned quadword. The resulting two quadwords are stored using Store Vector Indexed instructions. A Load Vector for Shift Right instruction is used to generate the permute control vector that is used for the shifting. A single register is used for the "shifted" contents; this is possible because the "shifting" is done by means of a right rotation. The rotation is accomplished by specifying Vs for both components of the Vector Permute instruction. In addition, the same permute control vector is used on a sequence of 1 s and 0 s to generate the mask used by the Vector Select instructions that do the merging.
The following sequence of instructions copies the contents of Vs into an unaligned quadword in storage.
```


# Assumptions:

# Rb != 0 and contents of Rb = 0xB

    lvx Vhi,0,Rb # load current MSQ
    lvsr Vp,0,Rb # set permute control vector
    addi Rb,Rb,16 # address of LSQ
    lvx Vlo,0,Rb # load current LSQ
    vspltisb V1s,-1 # generate the select mask bits
    vspltisb V0s,0
    vperm Vmask,V0s,V1s,Vp
                                    # generate the select mask
    vperm Vs,Vs,Vs,Vp # right rotate the data
    vsel Vlo,Vs,Vlo,Vmask # insert LSQ component
    vsel Vhi,Vhi,Vs,Vmask # insert MSQ component
    stvx Vlo,0,Rb # store LSQ
    addi Rb,Rb,-16 # address of MSQ
    stvx Vhi,0,Rb # store MSQ
    ```

\subsection*{5.5 Vector Integer Operations}

Many of the instructions that produce fixed-point integer results have the potential to compute a result value that cannot be represented in the target format. When this occurs, this unrepresentable intermediate value is converted to a representable result value using one of the following methods.
1. The high-order bits of the intermediate result that do not fit in the target format are discarded. This method is used by instructions having names that include the word "Modulo".
2. The intermediate result is converted to the nearest value that is representable in the target format (i.e., to the minimum or maximum representable value, as appropriate). This method is used by instructions having names that include the word "Saturate". An intermediate result that is forced to the minimum or maximum representable value as just described is said to "saturate".

An instruction for which an intermediate result saturates causes VSCR SAT to be set to 1 ; see Section 5.3.2.
3. If the intermediate result includes non-zero fraction bits it is rounded up to the nearest fixed-point integer value. This method is used by the six Vector Average Integer instructions and by the Vector Multiply-High-Round-Add Signed Halfword Saturate instruction. The latter instruction then uses method 2, if necessary.

\section*{Programming Note}

Because VSCR \({ }_{\text {SAT }}\) is sticky, it can be used to detect whether any instruction in a sequence of "Saturate"-type instructions produced an inexact result due to saturation. For example, the contents of the VSCR can be copied to a VR (mfvscr), bits other than the SAT bit can be cleared in the VR (vand with a constant), the result can be compared to zero setting CR6 (vcmpequb.), and a branch can be taken according to whether VSCR SAT was set to 1 (Branch Conditional that tests CR field 6).

Testing VSCR \({ }_{\text {SAT }}\) after each "Saturate"-type instruction would degrade performance considerably. Alternative techniques include the following:

■ Retain sufficient information at "checkpoints" that the sequence of computations performed between one checkpoint and the next can be redone (more slowly) in a manner that detects exactly when saturation occurs. Test VSCR \({ }_{\text {SAT }}\) only at checkpoints, or when redoing a sequence of computations that saturated.
- Perform intermediate computations using an element length sufficient to prevent saturation, and then use a Vector Pack Integer Saturate instruction to pack the final result to the desired length. (Vector Pack Integer Saturate causes results to saturate if necessary, and sets VSCR \(_{\text {SAT }}\) to 1 if any result saturates.)

\subsection*{5.5.1 Integer Saturation}

Saturation occurs whenever the result of a saturating instruction does not fit in the result field. Unsigned saturation clamps results to zero (0) on underflow and to the maximum positive integer value ( \(2^{\mathrm{n}-1}\), e.g. 255 for byte fields) on overflow. Signed saturation clamps results to the smallest representable negative number ( \(-2^{n-1}\), e.g. -128 for byte fields) on underflow, and to the largest representable positive number ( \(2^{n-1}-1\), e.g. +127 for byte fields) on overflow.

In most cases, the simple maximum/minimum saturation performed by the vector instructions is adequate. However, sometimes, e.g. in the creation of very high quality images, more complex saturation functions must be applied. To support this, the Vector facility provides a mechanism for detecting that saturation has occurred. The VSCR has a bit, the SAT bit, which is set to a one (1) anytime any field in a saturating instruction saturates. The SAT bit can only be cleared by explicitly writing zero to it. Thus SAT accumulates a summary result of any integer overflow or underflow that occurs on a saturating instruction.

Borderline cases that generate results equal to saturation values, for example unsigned \(0+0=0\) and unsigned byte \(1+254=255\), are not considered saturation conditions and do not cause SAT to be set.

The SAT bit can be set by the following types of instructions:
- Move To VSCR
- Vector Add Integer with Saturation

■ Vector Subtract Integer with Saturation
- Vector Multiply-Add Integer with Saturation
- Vector Multiply-Sum with Saturation
- Vector Sum-Across with Saturation
- Vector Pack with Saturation
- Vector Convert to Fixed-point with Saturation

Note that only instructions that explicitly call for "saturation" can set SAT. "Modulo" integer instructions and floating-point arithmetic instructions never set SAT.

\section*{Programming Note}

The SAT state can be tested and used to alter program flow by moving the VSCR to a vector register (with mfvscr), then masking out bits 0:126 (to clear undefined and reserved bits) and performing a vector compare equal-to unsigned byte w/record (vcmpequb.) with zero to get a testable value into the condition register for consumption by a subsequent branch.

Since mfvscr will be slow compared to other Vector instructions, reading and testing SAT after each instruction would be prohibitively expensive. Therefore, software is advised to employ strategies that minimize checking SAT. For example: checking SAT periodically and backtracking to the last checkpoint to identify exactly which field in which instruction saturated; or, working in an element size sufficient to prevent any overflow or underflow during intermediate calculations, then packing down to the desired element size as the final operation (the vector pack instruction saturates the results and updates SAT when a loss of significance is detected).

\subsection*{5.6 Vector Floating-Point Operations}

\subsection*{5.6.1 Floating-Point Overview}

Unless \(\mathrm{VSCR}_{\mathrm{NJ}}=1\) (see Section 5.3.2), the float-ing-point model provided by the Vector Processor conforms to The Java Language Specification (hereafter referred to as "Java"), which is a subset of the default environment specified by the IEEE standard (i.e., by ANSI/IEEE Standard 754-1985, "IEEE Standard for Binary Floating-Point Arithmetic"). For aspects of float-ing-point behavior that are not defined by Java but are defined by the IEEE standard, vector floating-point conforms to the IEEE standard. For aspects of float-ing-point behavior that are defined neither by Java nor by the IEEE standard but are defined by the "C9X Floating-Point Proposal" (hereafter referred to as "C9X"), vector floating-point conforms to C9X.
The single-precision floating-point data format, value representations, and computational models defined in Chapter 4. "Floating-Point Processor [Category: Float-ing-Point]" on page 93 apply to vector floating-point except as follows.
■ In general, no status bits are set to reflect the results of floating-point operations. The only exception is that VSCR \({ }_{\text {SAT }}\) may be set by the Vector Convert To Fixed-Point Word instructions.
- With the exception of the two Vector Convert To Fixed-Point Word instructions and three of the four Vector Round to Floating-Point Integer instructions, all vector floating-point instructions that round use the rounding mode Round to Nearest.
■ Floating-point exceptions (see Section 5.6.2) cannot cause the system error handler to be invoked.

\section*{Programming Note}

If a function is required that is specified by the IEEE standard, is not supported by the Vector Processor, and cannot be emulated satisfactorily using the functions that are supported by the Vector Processor, the functions provided by the Floating-Point Processor should be used; see Chapter 4.

\subsection*{5.6.2 Floating-Point Exceptions}

The following floating-point exceptions may occur during execution of vector floating-point instructions.
- NaN Operand Exception
- Invalid Operation Exception
- Zero Divide Exception
- Log of Zero Exception
- Overflow Exception
- Underflow Exception

If an exception occurs, a result is placed into the corresponding target element as described in the following subsections. This result is the default result specified by Java, the IEEE standard, or C9X, as applicable.

Recall that denormalized source values are treated as if they were zero when \(\mathrm{VSCR}_{\mathrm{NJ}}=1\). This has the following consequences regarding exceptions.

■ Exceptions that can be caused by a zero source value can be caused by a denormalized source value when VSCR \(_{\mathrm{NJ}}=1\).
■ Exceptions that can be caused by a nonzero source value cannot be caused by a denormalized source value when \(\mathrm{VSCR}_{\mathrm{NJ}}=1\).

\subsection*{5.6.2.1 NaN Operand Exception}

A NaN Operand Exception occurs when a source value for any of the following instructions is a NaN .
- A vector instruction that would normally produce floating-point results
- Either of the two Vector Convert To Fixed-Point Word instructions
■ Any of the four Vector Floating-Point Compare instructions

The following actions are taken:
If the vector instruction would normally produce float-ing-point results, the corresponding result is a source NaN selected as follows. In all cases, if the selected source NaN is a Signaling NaN it is converted to the corresponding Quiet NaN (by setting the high-order bit of the fraction field to 1) before being placed into the target element.
if the element in VRA is a NaN
then the result is that NaN
else if the element in VRB is a NaN
then the result is that NaN
else if the element in VRC is a NaN
then the result is that NaN
else if Invalid Operation exception
(Section 5.6.2.2)
then the result is the QNaN 0x7FCO_0000
If the instruction is either of the two Vector Convert To Fixed-Point Word instructions, the corresponding result is \(0 \times 0000 \_0000\). VSCR \({ }_{\text {SAT }}\) is not affected.
If the instruction is Vector Compare Bounds Float-ing-Point, the corresponding result is \(0 \times\) C000_0000.

If the instruction is one of the other Vector Float-ing-Point Compare instructions, the corresponding result is \(0 \times 0000 \_0000\).

\subsection*{5.6.2.2 Invalid Operation Exception}

An Invalid Operation Exception occurs when a source value or set of source values is invalid for the specified operation. The invalid operations are:
- Magnitude subtraction of infinities
- Multiplication of infinity by zero
- Reciprocal square root estimate of a negative, nonzero number or -infinity.
■ Log base 2 estimate of a negative, nonzero number or -infinity.
The corresponding result is the QNaN 0x7FC0_0000.

\subsection*{5.6.2.3 Zero Divide Exception}

A Zero Divide Exception occurs when a Vector Reciprocal Estimate Floating-Point or Vector Reciprocal Square Root Estimate Floating-Point instruction is executed with a source value of zero.

The corresponding result is an infinity, where the sign is the sign of the source value.

\subsection*{5.6.2.4 Log of Zero Exception}

A Log of Zero Exception occurs when a Vector Log Base 2 Estimate Floating-Point instruction is executed with a source value of zero.

The corresponding result is -Infinity.

\subsection*{5.6.2.5 Overflow Exception}

An Overflow Exception occurs under either of the following conditions.
■ For a vector instruction that would normally produce floating-point results, the magnitude of what would have been the result if the exponent range were unbounded exceeds that of the largest finite floating-point number for the target floating-point format.

■ For either of the two Vector Convert To Fixed-Point Word instructions, either a source value is an infinity or the product of a source value and \(2^{\mathrm{UIM}}\) is a number too large in magnitude to be represented in the target fixed-point format.
The following actions are taken:
1. If the vector instruction would normally produce floating-point results, the corresponding result is an infinity, where the sign is the sign of the intermediate result.
2. If the instruction is Vector Convert To Unsigned Fixed-Point Word Saturate, the corresponding result is 0xFFFF_FFFF if the source value is a positive number or +infinity, and is \(0 \times 0000 \_0000\) if the source value is a negative number or -infinity. \(\mathrm{VSCR}_{\text {SAT }}\) is set to 1 .
3. If the instruction is Vector Convert To Signed Fixed-Point Word Saturate, the corresponding result is \(0 \times 7\) FFF_FFFF if the source value is a positive number or +infinity., and is 0x8000_0000 if the source value is a negative number or -infinity. \(\mathrm{VSCR}_{\mathrm{SAT}}\) is set to 1 .

\subsection*{5.6.2.6 Underflow Exception}

An Underflow Exception can occur only for vector instructions that would normally produce floating-point results. It is detected before rounding. It occurs when a nonzero intermediate result computed as though both the precision and the exponent range were unbounded is less in magnitude than the smallest normalized float-ing-point number for the target floating-point format.
The following actions are taken:
1. If \(\mathrm{VSCR}_{\mathrm{NJ}}=0\), the corresponding result is the value produced by denormalizing and rounding the intermediate result.
2. If \(\mathrm{VSCR}_{\mathrm{NJ}}=1\), the corresponding result is a zero, where the sign is the sign of the intermediate result.

\subsection*{5.7 Vector Storage Access Instructions}

The Storage Access instructions compute the effective address (EA) of the storage to be accessed as described in Section 1.10.3, "Effective Address Calculation" on page 23. The low-order bits of the EA that would correspond to an unaligned storage operand are ignored.
The Load Vector Element Indexed and Store Vector Element Indexed instructions transfer a byte, halfword, or word element between storage and a Vector Register. The Load Vector Indexed and Store Vector Indexed instructions transfer an aligned quadword between storage and a Vector Register.

\subsection*{5.7.1 Storage Access Exceptions}

Storage accesses will cause the system data storage error handler to be invoked if the program is not allowed to modify the target storage (Store only), or if the program attempts to access storage that is unavailable.

\subsection*{5.7.2 Vector Load Instructions}

The aligned byte, halfword, word, or quadword in storage addressed by EA is loaded into register VRT.

\section*{Programming Note}

The Load Vector Element instructions load the specified element into the same location in the target register as the location into which it would be loaded using the Load Vector instruction.

Load Vector Element Halfword Indexed X-form

Ivehx VRT,RA,RB
\begin{tabular}{|l|l|l|l|l|l|l|}
\hline 31 & VRT & RA & RB & & 39 & 1 \\
\hline 0 & & 61
\end{tabular}
```

if RA = 0 then b }\leftarrow
else }\quad\textrm{b}\leftarrow(\textrm{RA}
EA \leftarrow(b + (RB))\& OxFFFF_FFFF_FFFF_FFFE
eb }\leftarrow\mp@subsup{\textrm{EA}}{60:63}{
VRT \leftarrow undefined
if Big-Endian byte ordering then
VRT
else
VRT 112-(8\timeseb):127-(8\timeseb)}< \leftarrowMEM(EA,2

```

Let the effective address (EA) be the result of ANDing 0xFFFF_FFFF_FFFFF_FFFE with the sum \((R A \mid 0)+(R B)\).

Let eb be bits 60:63 of EA.
If Big-Endian byte ordering is used for the storage access,
- the contents of the byte in storage at address EA are placed into byte eb of register VRT,
- the contents of the byte in storage at address \(E A+1\) are placed into byte eb+1 of register VRT, and
- the remaining bytes in register VRT are set to undefined values.

If Category: Vector.Little-Endian is supported, then if Little-Endian byte ordering is used for the storage access,
- the contents of the byte in storage at address EA are placed into byte 15 -eb of register VRT,
- the contents of the byte in storage at address \(E A+1\) are placed into byte \(14-\mathrm{eb}\) of register VRT, and
- the remaining bytes in register VRT are set to undefined values.

\section*{Special Registers Altered:}

None

\section*{Load Vector Element Word Indexed}
\(X\)-form
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{6}{|l|}{Ivewx VRT,RA,RB} \\
\hline \[
31
\] & VRT & RA & RB & 71 & \begin{tabular}{|l}
1 \\
31
\end{tabular} \\
\hline
\end{tabular}
```

if $\mathrm{RA}=0$ then $\mathrm{b} \leftarrow 0$
else $\quad b \leftarrow(R A)$
$\mathrm{EA} \leftarrow(\mathrm{b}+(\mathrm{RB})) \& 0 \times \mathrm{PFFF}$ _FFFF_FFFF_FFFC
$\mathrm{eb} \leftarrow \mathrm{EA}_{60: 63}$
VRT $\leftarrow$ undefined
if Big-Endian byte ordering then
$\operatorname{VRT}_{8 \times e \mathrm{eb}}: 8 \times \mathrm{eb}+31 \leftarrow \operatorname{MEM}(\mathrm{EA}, 4)$
else
VRT $_{96-(8 \times e b): 127-(8 \times e b)} \leftarrow \operatorname{MEM}(E A, 4)$

```

Let the effective address (EA) be the result of ANDing 0xFFFF_FFFF_FFFF_FFFC with the sum \((R A \mid O)+(R B)\).
Let eb be bits 60:63 of EA.
If Big-Endian byte ordering is used for the storage access,
- the contents of the byte in storage at address EA are placed into byte eb of register VRT,
- the contents of the byte in storage at address \(\mathrm{EA}+1\) are placed into byte eb+1 of register VRT,
- the contents of the byte in storage at address \(E A+2\) are placed into byte eb+2 of register VRT,
- the contents of the byte in storage at address \(\mathrm{EA}+3\) are placed into byte eb+3 of register VRT, and
- the remaining bytes in register VRT are set to undefined values.

If Category: Vector.Little-Endian is supported, then if Little-Endian byte ordering is used for the storage access,
- the contents of the byte in storage at address EA are placed into byte \(15-\mathrm{eb}\) of register VRT,
- the contents of the byte in storage at address \(\mathrm{EA}+1\) are placed into byte 14 -eb of register VRT,
- the contents of the byte in storage at address \(\mathrm{EA}+2\) are placed into byte 13 -eb of register VRT,
- the contents of the byte in storage at address \(E A+3\) are placed into byte \(12-\mathrm{eb}\) of register VRT, and
- the remaining bytes in register VRT are set to undefined values.

\section*{Special Registers Altered:}

None

Load Vector Indexed
X-form
Ivx VRT,RA,RB

if \(R A=0\) then \(b \leftarrow 0\)
else \(\quad b \leftarrow(R A)\)
\(\mathrm{EA} \leftarrow \mathrm{b}+(\mathrm{RB})\)
\(\mathrm{VRT} \leftarrow \mathrm{MEM}(\mathrm{EA} \& 0 \times \mathrm{XFFFF}\) _FFFF_FFFF_FFFO, 16)
Let the effective address (EA) be the sum (RA|0)+(RB). The quadword in storage addressed by the result of EA ANDed with 0xFFFFF_FFFF_FFFF_FFFO is loaded into VRT.

\section*{Special Registers Altered:}

None
Load Vector Indexed LRU
X-form
lvxl VRT,RA,RB
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & VRT & RA & RB & & 359 & \\
\hline 01 & & & 16 \\
\hline
\end{tabular}
```

if RA = 0 then b }\leftarrow
else }\quad\textrm{b}\leftarrow(\mathrm{ (RA)
EA \leftarrow b + (RB)
VRT \leftarrowMEM(EA \& OxFFFF_FFFF_FFFF_FFFO, 16)
mark_as_not_likely_to_be_needed_again_anytime_soon
( EA )
Let the effective address (EA) be the sum (RA|0)+(RB). The quadword in storage addressed by the result of EA ANDed with 0xFFFFF_FFFF_FFFF_FFF0 is loaded into VRT.

```

IvxI provides a hint that the quadword in storage addressed by EA will probably not be needed again by the program in the near future.

\section*{Special Registers Altered:}

None

\section*{Programming Note}

On some implementations, the hint provided by the IvxI instruction and the corresponding hint provided by the stvxI, IvepxI, and stvepxl instructions are applied to the entire cache block containing the specified quadword. On such implementations, the effect of the hint may be to cause that cache block to be considered a likely candidate for replacement when space is needed in the cache for a new block. Thus, on such implementations, the hint should be used with caution if the cache block containing the quadword also contains data that may be needed by the program in the near future. Also, the hint may be used before the last reference in a sequence of references to the quadword if the subsequent references are likely to occur sufficiently soon that the cache block containing the quadword is not likely to be displaced from the cache before the last reference.

\subsection*{5.7.3 Vector Store Instructions}

Some portion or all of the contents of VRS are stored into the aligned byte, halfword, word, or quadword in storage addressed by EA.

\section*{Programming Note}

The Store Vector Element instructions store the specified element into the same storage location as the location into which it would be stored using the Store Vector instruction.

\section*{Store Vector Element Byte Indexed}

X-form
stvebx \begin{tabular}{l} 
VRS, RA, RB \\
\begin{tabular}{|c|l|l|l|l|l|}
\hline 31 & VRS & RA & RB & & 135 \\
\hline 0 & & & 11 & 16 & \\
\hline 0
\end{tabular}
\end{tabular}
```

if RA = 0 then b \leftarrow <
else b b (RA)
EA \leftarrow b + (RB)
eb}\leftarrowE\mp@subsup{A}{60:63}{
if Big-Endian byte ordering then
MEM (EA,1) \leftarrow VRS 8\timeseb: 8xeb+7
else
MEM (EA,1)}\leftarrow\mp@subsup{\operatorname{VRS}}{120-(8xeb):127-(8xeb)}{

```

Let the effective address (EA) be the sum (RA|0)+(RB).
Let eb be bits 60:63 of EA.
If Big-Endian byte ordering is used for the storage access, the contents of byte eb of register VRS are placed in the byte in storage at address EA.
If Category: Vector.Little-Endian is supported, then if Little-Endian byte ordering is used for the storage access, the contents of byte \(15-\mathrm{eb}\) of register VRS are placed in the byte in storage at address EA.

\section*{Special Registers Altered:}

\section*{None}

\section*{Programming Note}

Unless bits 60:63 of the address are known to match the byte offset of the subject byte element in register VRS, software should use Vector Splat to splat the subject byte element before performing the store.

\section*{Store Vector Element Halfword Indexed X-form}
stvehx VRS,RA,RB
\begin{tabular}{|l|l|l|l|ll|l|}
\hline 31 & VRS & & RA & RB & & 167 \\
\hline 0 & & & 11 & 16 & & \\
\hline 1
\end{tabular}
```

if RA = 0 then b }\leftarrow
else b
EA \leftarrow(b + (RB))\& OxFFFF_FFFF_FFFF_FFFE
eb}\leftarrowE\mp@subsup{\textrm{EA}}{60:63}{
if Big-Endian byte ordering then
MEM(EA,2) \leftarrow VRS 8\timeseb:8\timeseb+15
else
MEM(EA,2) \leftarrow VRS 112-(8xeb):127-(8xeb)

```

Let the effective address (EA) be the result of ANDing 0xFFFF_FFFF_FFFF_FFFE with the sum \((R A \mid 0)+(R B)\).

Let eb be bits 60:63 of EA.
If Big-Endian byte ordering is used for the storage access,
- the contents of byte eb of register VRS are placed in the byte in storage at address EA, and
- the contents of byte eb+1 of register VRS are placed in the byte in storage at address EA+1.
If Category: Vector.Little-Endian is supported, then if Little-Endian byte ordering is used for the storage access,
- the contents of byte 15 -eb of register VRS are placed in the byte in storage at address EA, and
- the contents of byte 14-eb of register VRS are placed in the byte in storage at address EA+1.

\section*{Special Registers Altered:}

None

\section*{Programming Note}

Unless bits 60:62 of the address are known to match the halfword offset of the subject halfword element in register VRS software should use Vector Splat to splat the subject halfword element before performing the store.

\section*{Store Vector Element Word Indexed}

\section*{X-form}
stvewx VRS,RA,RB
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & VRS & RA & RB & & 199 & \\
\hline 0 & & 61 \\
\hline
\end{tabular}
```

if RA = 0 then b }\leftarrow
else b}\leftarrow(RA
EA \leftarrow(b + (RB)) \& OxFFFF_FFFF_FFFF_FFFC
eb}\leftarrowE\mp@subsup{\textrm{EA}}{60:63}{
if Big-Endian byte ordering then
MEM (EA,4)}\leftarrow\mp@subsup{V}{VRS}{8\timeseb:8\timeseb+31
else
MEM (EA,4) \leftarrow VRS 96-(8xeb):127-(8xeb)

```

Let the effective address (EA) be the result of ANDing \(0 x F F F F\) _FFFF_FFFF_FFFC with the sum (RA|0)+(RB).

Let eb be bits 60:63 of EA.
If Big-Endian byte ordering is used for the storage access,
- the contents of byte eb of register VRS are placed in the byte in storage at address EA,
- the contents of byte eb+1 of register VRS are placed in the byte in storage at address EA +1 ,
- the contents of byte eb+2 of register VRS are placed in the byte in storage at address EA+2, and
- the contents of byte eb+3 of register VRS are placed in the byte in storage at address EA+3.
If Category: Vector.Little-Endian is supported, then if Little-Endian byte ordering is used for the storage access,
- the contents of byte 15-eb of register VRS are placed in the byte in storage at address EA,
- the contents of byte 14-eb of register VRS are placed in the byte in storage at address EA+1,
- the contents of byte 13-eb of register VRS are placed in the byte in storage at address EA+2, and
- the contents of byte 12-eb of register VRS are placed in the byte in storage at address EA +3 .

\section*{Special Registers Altered:}

None

\section*{Programming Note}

Unless bits 60:61 of the address are known to match the word offset of the subject word element in register VRS, software should use Vector Splat to splat the subject word element before performing the store.
\[
\begin{aligned}
& \text { Store Vector Indexed } \\
& \text { X-form } \\
& \text { stvx VRS,RA,RB } \\
& \text { (L=0) }
\end{aligned}
\]

Let the effective address (EA) be the sum (RA|0)+(RB). The contents of VRS are stored into the quadword in storage addressed by the result of EA ANDed with 0xFFFF_FFFF_FFFF_FFF0.

\section*{Store Vector Indexed LRU \\ X-form}
stvxI VRS,RA,RB
\begin{tabular}{|c|c|c|c|c|c|}
\hline 31 & VRS & RA & RB & & 487 \\
\hline 6 & & 11 \\
\hline
\end{tabular}
```

if RA = 0 then b \leftarrow
else b
EA }\leftarrow\textrm{b}+(\textrm{RB}
MEM(EA \& OxFFFF_FFFF_FFFF_FFFO, 16) \leftarrow (VRS)
mark_as_not_likely_to_be_needed_again_anytime_soon
(EA)

```

Let the effective address (EA) be the sum (RA|0)+(RB). The contents of VRS are stored into the quadword in storage addressed by the result of EA ANDed with 0xFFFF__FFFF_FFFF_FFFO.
stvxI provides a hint that the quadword in storage addressed by EA will probably not be needed again by the program in the near future.

\section*{Special Registers Altered:}

None

\section*{Programming Note}

See the Programming Note for the IvxI instruction on page 144.

\subsection*{5.7.4 Vector Alignment Support Instructions}

\section*{Programming Note}

The Ivsl and Ivsr instructions can be used to create the permute control vector to be used by a subsequent vperm instruction (see page 157). Let \(X\) and \(Y\) be the contents of register VRA and VRB specified by the vperm. The control vector created by Ivsl causes the vperm to select the high-order 16 bytes of the result of shifting the 32-byte value \(X\) || Y left by sh bytes. The control vector created by Ivsr causes the vperm to select the low-order 16 bytes of the result of shifting \(\mathrm{X} \| \mathrm{Y}\) right by sh bytes.

\section*{Programming Note}

Examples of uses of Ivsl, Ivsr, and vperm to load and store unaligned data are given in Section 5.4.1.

These instructions can also be used to rotate or shift the contents of a Vector Register left (IvsI) or right (Ivsr) by sh bytes. For rotating, the Vector Register to be rotated should be specified as both register VRA and VRB for vperm. For shifting left, VRB for vperm should be a register containing all zeros and VRA should contain the value to be shifted, and vice versa for shifting right.

\section*{Load Vector for Shift Left Indexed X-form}

IvsI VRT,RA,RB

```

if RA = 0 then b }\leftarrow
else b }\leftarrow\mathrm{ (RA)

```
\(\mathrm{sh} \leftarrow(\mathrm{b}+(\mathrm{RB}))_{60: 63}\)
switch (sh)
    case (0x0): VRT \(\leftarrow 0 x 000102030405060708090\) AOBOCODOEOF
    Case (0x1) : VRT \(\leftarrow 0 x 0102030405060708090\) AOBOCODOE0F10
    case(0x2): VRT↔0x02030405060708090A0B0C0D0E0F1011
    case (0x3) : VRT \(\leftarrow 0 \times 030405060708090\) AOBOCOD0E0F101112
    case(0x4): VRT↔0x0405060708090A0B0CODOE0F10111213
    case (0x5) : VRT \(\leftarrow 0 \times 05060708090\) AOBOCOD0E0F1011121314
    case (0x6) : VRT \(\leftarrow 0 x 060708090\) A0B0C0D0E0F101112131415
    case (0x7) : VRT \(\leftarrow 0 x 0708090 A 0 B 0 C O D 0 E 0 F 10111213141516\)
    case (0x8) : VRT \(\leftarrow 0 \times 08090\) AOB0CODOE0F1011121314151617
    case (0x9) : VRT \(\leftarrow 0 x 090 A 0 B 0 C 0 D 0 E 0 F 101112131415161718\)
    case (0xA) : VRT \(\leftarrow 0 x 0 A 0 B 0 C O D 0 E 0 F 10111213141516171819\)
    case (0xB) : VRT \(\leftarrow 0 x 0 B 0 C 0 D 0 E 0 F 101112131415161718191 A\)
    case (0xC) : VRT \(\leftarrow 0 x 0 C O D 0 E 0 F 101112131415161718191 A 1 B\)
    case (0xD) : VRT \(\leftarrow 0 x 0 D 0 E 0 F 101112131415161718191 A 1 B 1 C\)
    case (0xE) : VRT \(\leftarrow 0 x 0 E 0 F 101112131415161718191 A 1 B 1 C 1 D\)
    case (0xF) : VRT \(\leftarrow 0 x 0 F 101112131415161718191\) A1B1C1D1E

Let sh be bits 60:63 of the sum (RA|0)+(RB). Let \(X\) be the 32 byte value \(0 \times 00\) || \(0 \times 01\) || \(0 \times 02\) || ... || \(0 \times 1 \mathrm{E}\) || \(0 \times 1 F\).

Bytes sh to sh+15 of \(X\) are placed into VRT.

\section*{Special Registers Altered: \\ None}

\section*{Load Vector for Shift Right Indexed}

X-form
Ivsr VRT,RA,RB
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & VRT & RA & RB & & 38 & 1 \\
31 \\
\hline
\end{tabular}
```

if RA = 0 then b }\leftarrow

```
else \(\quad b \leftarrow\) (RA)
\(\mathrm{sh} \leftarrow(\mathrm{b}+(\mathrm{RB}))_{60: 63}\)
switch (sh)
    case ( \(0 \times 0\) ) : VRT \(\leftarrow 0 \times 101112131415161718191\) A1B1C1D1E1F
    case ( \(0 \times 1\) ) : VRT \(\leftarrow 0 \times 0\) F101112131415161718191A1B1C1D1E
    case ( \(0 \times 2\) ) : VRT \(\leftarrow 0 \times 0\) E0F101112131415161718191A1B1C1D
    case (0x3): VRT \(\leftarrow 0 \times 0\) DOEOF101112131415161718191A1B1C
    case (0x4): VRT \(\leftarrow 0 \times 0\) CODOEOF101112131415161718191A1B
    case (0x5) : VRT \(\leftarrow 0 \times 0 B O C O D O E O F 101112131415161718191\) A
    case (0x6) : VRT \(\leftarrow 0 x 0 A 0 B O C O D O E O F 10111213141516171819\)
    case (0x7) : VRT \(\leftarrow 0 x 090\) AOBOCODOE0F101112131415161718
    case (0x8) : VRT↔0x08090A0B0CODOE0F1011121314151617
    case (0x9) : VRT \(\leftarrow 0 \times 0708090\) AOBOCODOE0F10111213141516
    case (0xA) : VRT \(\leftarrow 0 \times 060708090\) AOBOCODOEOF101112131415
    case (0xB) : VRT \(\leftarrow 0 x 05060708090\) A0B0CODOEOF1011121314
    case (0xC) : VRT \(\leftarrow 0 x 0405060708090\) A0B0CODOEOF10111213
    case (0xD) : VRT↔0x030405060708090A0B0CODOE0F101112
    case (0xE) : VRT \(\leftarrow 0 x 02030405060708090\) AOBOCODOEOF1011
    case (0xF) : VRTヶ0x0102030405060708090A0B0C0D0E0F10

Let sh be bits 60:63 of the sum (RA|0)+(RB). Let \(X\) be the 32-byte value \(0 x 00\) || \(0 x 01\) || \(0 x 02\) || ... || 0x1E || \(0 \times 1 \mathrm{~F}\).

Bytes 16 -sh to 31 -sh of \(X\) are placed into VRT.

\section*{Special Registers Altered:}

None

\subsection*{5.8 Vector Permute and Formatting Instructions}

\subsection*{5.8.1 Vector Pack and Unpack Instructions}

Vector Pack Pixel VX-form
vpkpx VRT,VRA,VRB
\begin{tabular}{|l|l|l|l|lll|}
\hline 4 & VRT & VRA & VRB & & 782 & \\
\hline 0 & & & 11 & & & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline \(\mathrm{VRT}_{\mathrm{i}}\) & \(\leftarrow(\text { VRA })_{i \times 2+7}\) \\
\hline \(\mathrm{VRT}_{i+1: 1+5}\) & \(\leftarrow(\text { VRA })_{i \times 2+8: i \times 2+12}\) \\
\hline \(\mathrm{VRT}_{1+6: 1+10}\) & \(\leftarrow(\text { VRA })_{i \times 2+16: ~}^{1 \times 2+20}\) \\
\hline \(\mathrm{VRT}_{i+11: \mathrm{i}+15}\) & \(\leftarrow(\mathrm{VRA}){ }_{i \times 2+24:} \mathbf{i \times 2 + 2 8}\) \\
\hline \(\mathrm{VRT}_{\mathrm{i}+64}\) & \(\leftarrow(\text { VRB })_{i \times 2+7}\) \\
\hline \(\mathrm{VRT}_{i+65: 1+69}\) & \(\leftarrow(\mathrm{VRB})_{i \times 2+8:} \mathbf{i \times 2 + 1 2}\) \\
\hline \(\mathrm{VRT}_{1+70: 1+74}\) & \(\leftarrow(\mathrm{VRB})_{i \times 2+16: 1 \times 2+20}\) \\
\hline \(\mathrm{VRT}_{i+75: 1+79}\) & \(\leftarrow(\mathrm{VRB})_{i \times 2+24}\) \\
\hline
\end{tabular}

Let the source vector be the concatenation of the contents of VRA followed by the contents of VRB.

For each vector element \(i\) from 0 to 7 , do the following.
Word element \(i\) in the source vector is packed to produce a 16 -bit value as described below.
- bit 7 of the first byte (bit 7 of the word)
- bits 0:4 of the second byte (bits 8:12 of the word)
- bits 0:4 of the third byte (bits 16:20 of the word)
- bits 0:4 of the fourth byte (bits 24:28 of the word)
The result is placed into halfword element \(i\) of VRT.

\section*{Special Registers Altered:}

None

\section*{Programming Note}

Each source word can be considered to be a 32-bit "pixel", consisting of four 8-bit "channels". Each target halfword can be considered to be a 16-bit pixel, consisting of one 1-bit channel and three 5-bit channels. A channel can be used to specify the intensity of a particular color, such as red, green, or blue, or to provide other information needed by the application.
```

Vector Pack Signed Halfword Signed
Saturate
vpkshss VRT,VRA,VRB

| 4 | VRT | VRA | VRB | 398 |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  |  |  |

```
```

do i=0 to 63 by }

```
do i=0 to 63 by }
    VRT i:i+7
    VRT i:i+7
    Clamp(EXTS((VRA) i\times2:i\times2+15 ), -128, 127) 24:31
    Clamp(EXTS((VRA) i\times2:i\times2+15 ), -128, 127) 24:31
    VRT i+64:i+71
    VRT i+64:i+71
    Clamp(EXTS ((VRB) i\times2:i\times2+15 ), -128, 127) 24:31
```

    Clamp(EXTS ((VRB) i\times2:i\times2+15 ), -128, 127) 24:31
    ```
        VX-form

Let the source vector be the concatenation of the contents of VRA followed by the contents of VRB.

For each vector element ifrom 0 to 15 , do the following.
Signed-integer halfword element \(i\) in the source vector is converted to an signed-integer byte.
- If the value of the element is greater than 127 the result saturates to 127
- If the value of the element is less than -128 the result saturates to -128 .
The low-order 8 bits of the result is placed into byte element \(i\) of VRT.

\section*{Special Registers Altered:}

SAT

\section*{Vector Pack Signed Word Signed Saturate VX-form}
vpkswss VRT,VRA,VRB
\begin{tabular}{|c|c|c|c|c|c|}
\hline 4 & VRT & VRA & VRB & & 462 \\
\hline 0 & & & & & \\
\hline
\end{tabular}
\[
\begin{aligned}
& \text { do } i=0 \text { to } 63 \text { by } 16 \\
& \mathrm{VRT}_{i: i+15} \\
& \leftarrow \operatorname{Clamp}^{(E X T S}\left((V R A){ }_{i \times 2: i \times 2+31},-2^{15}, 2^{15}-1\right)_{16: 31} \\
& \mathrm{VRT}_{i+64: i+79} \\
& \left.\leftarrow \text { Clamp (EXTS ( (VRB) }{ }_{i \times 2: i \times 2+31},-2^{15}, 2^{15}-1\right)_{16: 31}
\end{aligned}
\]

Let the source vector be the concatenation of the contents of VRA followed by the contents of VRB.

For each vector element \(i\) from 0 to 7 , do the following.
Signed-integer word element \(i\) in the source vector is converted to an signed-integer halfword.
- If the value of the element is greater than \(2^{15}-1\) the result saturates to \(2^{15}-1\)
- If the value of the element is less than \(-2^{15}\) the result saturates to \(-2^{15}\).

The low-order 16 bits of the result is placed into halfword element \(i\) of VRT.

\section*{Special Registers Altered:}

SAT

\section*{Vector Pack Signed Halfword Unsigned Saturate VX-form \\ vpkshus VRT,VRA,VRB \\ \begin{tabular}{|c|c|c|c|c|c|}
\hline 4 & VRT & VRA & VRB & \multicolumn{2}{|c|}{270} \\
\hline 0 & & & & & \\
\hline
\end{tabular}}
```

do $i=0$ to 63 by 8
$\mathrm{VRT}_{i: i+7}$
$\left.\leftarrow \operatorname{Clamp}\left(\operatorname{EXTS}((V R A))_{i \times 2: i \times 2+15}\right), 0,255\right)_{24: 31}$
$\mathrm{VRT}_{\mathrm{i}+64: \mathrm{i}+71}$
$\leftarrow$ Clamp (EXTS ((VRB) $\left.\left.{ }_{i \times 2: i \times 2+15}\right), 0,255\right)_{24: 31}$

```

Let the source vector be the concatenation of the contents of VRA followed by the contents of VRB.
For each vector element ifrom 0 to 15 , do the following.
Signed-integer halfword element \(i\) in the source vector is converted to an unsigned-integer byte.
- If the value of the element is greater than 255 the result saturates to 255
- If the value of the element is less than 0 the result saturates to 0 .
The low-order 8 bits of the result is placed into byte element \(i\) of VRT.

\section*{Special Registers Altered:}

SAT

\section*{Vector Pack Signed Word Unsigned Saturate \\ VX-form}
vpkswus VRT,VRA,VRB
\begin{tabular}{|c|c|c|c|c|c|}
\hline 4 & VRT & VRA & VRB & \multicolumn{2}{|c|}{334} \\
\hline 0 & & & & & \\
\hline
\end{tabular}
\[
\begin{aligned}
& \text { do } \quad i=0 \text { to } 63 \text { by } 16 \\
& \quad \operatorname{VRT}_{i: i}: i+15 \\
& \quad \leftarrow \operatorname{Clamp}^{\left(\operatorname{EXTS}\left((\operatorname{VRA})_{i \times 2}: i \times 2+31\right), 0,2^{16}-1\right)_{16: 31}} \\
& \quad \operatorname{VRT}_{i+64: i+79} \\
& \quad \leftarrow \operatorname{Clamp}\left(\operatorname{EXTS}\left((\operatorname{VRB})_{i \times 2}: i \times 2+31\right), 0,2^{16-1}\right)_{16: 31}
\end{aligned}
\]

Let the source vector be the concatenation of the contents of VRA followed by the contents of VRB.

For each vector element \(i\) from 0 to 7 , do the following.
Signed-integer word element \(i\) in the source vector is converted to an unsigned-integer halfword.
- If the value of the element is greater than \(2^{16}-1\) the result saturates to \(2^{16}-1\)
- If the value of the element is less than 0 the result saturates to 0 .

The low-order 16 bits of the result is placed into halfword element \(i\) of VRT.

\section*{Special Registers Altered:}

SAT

\section*{Vector Pack Unsigned Halfword Unsigned Modulo VX-form}
vpkuhum VRT,VRA,VRB
\begin{tabular}{|l|l|l|l|lll|}
\hline 4 & VRT & VRA & VRB & & 14 & \\
\hline 0 & & & 11 & & \\
\hline
\end{tabular}
do \(i=0\) to 63 by 8
\(\mathrm{VRT}_{i: i+7} \leftarrow(\mathrm{VRA})_{i \times 2+8: i \times 2+15}\)
\(\mathrm{VRT}_{\mathrm{i}+64: \mathrm{i}+71} \leftarrow(\mathrm{VRB})_{i \times 2+8: i \times 2+15}\)
Let the source vector be the concatenation of the contents of VRA followed by the contents of VRB.

For each vector element ifrom 0 to 15, do the following.
The contents of bits 8:15 of halfword element \(i\) in the source vector is placed into byte element \(i\) of VRT.

Special Registers Altered:
None

Vector Pack Unsigned Halfword Unsigned Saturate VX-form
vpkuhus VRT,VRA,VRB
\begin{tabular}{|c|c|c|c|c|c|}
\hline 4 & VRT & VRA & VRB & \multicolumn{2}{|c|}{142} \\
\hline 0 & & 6 & & 11 \\
\hline
\end{tabular}
do \(i=0\) to 63 by 8
\(\mathrm{VRT}_{i: i+7}\)
\(\leftarrow\) Clamp ( EXTZ ((VRA) \(\left.\left.{ }_{i \times 2: i \times 2+15}\right), 0,255\right)_{24: 31}\)
\(\mathrm{VRT}_{i+64: i+71}\) \(\leftarrow\) Clamp ( EXTZ ( (VRB) \(\left.\left.{ }_{i \times 2: i \times 2+15}\right), 0,255\right)_{24: 31}\)
Let the source vector be the concatenation of the contents of VRA followed by the contents of VRB.

For each vector element \(i\) from 0 to 15 , do the following.
Unsigned-integer halfword element \(i\) in the source vector is converted to an unsigned-integer byte.
- If the value of the element is greater than 255 the result saturates to 255.

The low-order 8 bits of the result is placed into byte element \(i\) of VRT.

Special Registers Altered: SAT

\section*{Vector Pack Unsigned Word Unsigned Saturate \\ VX-form \\ vpkuwus VRT,VRA,VRB}
\begin{tabular}{|l|l|l|l|l|l|}
\hline 4 & VRT & VRA & VRB & \multicolumn{2}{|c|}{206} \\
\hline 16 & & & & \\
\hline
\end{tabular}
```

do i=0 to 63 by 16
VRT
\leftarrowClamp( EXTZ((VRA) i\times2:i\times2+31), 0, 2'16-1 ) 16:31
VRT i+64:i+79
\leftarrowClamp( EXTZ((VRB) i\times2:i\times2+31), 0, 2'6-1 ) 16:31

```

Let the source vector be the concatenation of the contents of VRA followed by the contents of VRB.
For each vector element \(i\) from 0 to 7 , do the following.
Unsigned-integer word element \(i\) in the source vector is converted to an unsigned-integer halfword.
- If the value of the element is greater than \(2^{16}-1\) the result saturates to \(2^{16}-1\).

The low-order 16 bits of the result is placed into halfword element \(i\) of VRT.

Special Registers Altered: SAT

\section*{Vector Unpack High Pixel \\ VX-form}
vupkhpx VRT,VRB
\begin{tabular}{|c|c|c|c|c|c|}
\hline 4 & VRT & III & VRB & \multicolumn{2}{|c|}{846} \\
\hline 0 & & & 11 & & \\
\hline
\end{tabular}
```

do i=0 to 63 by 16
VRT
VRT i\times2+8:i\times2+15}\leftarrow\in\operatorname{EXTZ}((VRB) i+1:i+5
VRT}\mp@subsup{\textrm{i}}{1\times2+16:i\times2+23}{*}\leftarrow\operatorname{EXTZ}((VRB) i+6:i+10
VRT

```

For each vector element \(i\) from 0 to 3 , do the following.
Halfword element \(i\) in VRB is unpacked as follows.
- sign-extend bit 0 of the halfword to 8 bits
- zero-extend bits 1:5 of the halfword to 8 bits
- zero-extend bits 6:10 of the halfword to 8 bits
- zero-extend bits 11:15 of the halfword to 8 bits
The result is placed in word element \(i\) of VRT.

\section*{Special Registers Altered:}

None

\section*{Programming Note}

The source and target elements can be considered to be 16 -bit and 32 -bit "pixels" respectively, having the formats described in the Programming Note for the Vector Pack Pixel instruction on page 149.

\section*{Programming Note}

Notice that the unpacking done by the Vector Unpack Pixel instructions does not reverse the packing done by the Vector Pack Pixel instruction. Specifically, if a 16-bit pixel is unpacked to a 32-bit pixel which is then packed to a 16-bit pixel, the resulting 16-bit pixel will not, in general, be equal to the original 16-bit pixel (because, for each channel except the first, Vector Unpack Pixel inserts high-order bits while Vector Pack Pixel discards low-order bits).

\section*{Vector Unpack High Signed Byte VX-form}
vupkhsb VRT,VRB
\begin{tabular}{|c|c|c|c|c|c|}
\hline 4 & VRT & & I/I & VRB & \multicolumn{2}{|c|}{526} & \\
\hline 0 & & & & 11 & \\
\hline
\end{tabular}
do \(i=0\) to 63 by 8
\(\operatorname{VRT}_{i \times 2: i \times 2+15} \leftarrow \operatorname{EXTS}\left((\mathrm{VRB})_{i: i+7}\right)\)
For each vector element \(i\) from 0 to 7 , do the following.
Signed-integer byte element \(i\) in VRB is sign-extended to produce a signed-integer halfword and placed into halfword element \(i\) in VRT.

\section*{Special Registers Altered:}

None

\section*{Vector Unpack High Signed Halfword} VX-form
vupkhsh VRT,VRB

do \(i=0\) to 63 by 16
\(\operatorname{VRT}_{i \times 2: i \times 2+31} \leftarrow \operatorname{EXTS}\left((\mathrm{VRB})_{i: i+15}\right)\)
For each vector element \(i\) from 0 to 3 , do the following.
Signed-integer halfword element \(i\) in VRB is sign-extended to produce a signed-integer word and placed into word element \(i\) in VRT.
Special Registers Altered: None

\section*{Vector Unpack Low Pixel VX-form}
vupklpx VRT,VRB
\begin{tabular}{|c|c|c|c|c|c|}
\hline 4 & VRT & I/I & VRB & \multicolumn{2}{|c|}{974} \\
\hline 0 & & & 11 & & \\
\hline
\end{tabular}
do \(i=0\) to 63 by 16
\(\operatorname{VRT}_{i \times 2: 1 \times 2+7} \leftarrow \operatorname{EXTS}\left((\mathrm{VRB})_{i+64}\right)\)
\(\operatorname{VRT}_{i \times 2+8: i \times 2+15} \leftarrow \operatorname{EXTZ}\left((\mathrm{VRB})_{i+65: i+69}\right)\)
\(\operatorname{VRT}_{i \times 2+16: i \times 2+23} \leftarrow \operatorname{EXTZ}\left((\mathrm{VRB})_{i+70: i+74}\right)\)
\(\operatorname{VRT}_{i \times 2+24: i \times 2+31} \leftarrow \operatorname{EXTZ}\left((\mathrm{VRB})_{i+75: i+79}\right)\)
For each vector element \(i\) from 0 to 3 , do the following.
Halfword element \(i+4\) in VRB is unpacked as follows.
- sign-extend bit 0 of the halfword to 8 bits
- zero-extend bits 1:5 of the halfword to 8 bits
- zero-extend bits 6:10 of the halfword to 8 bits
- zero-extend bits 11:15 of the halfword to 8 bits

The result is placed in word element \(i\) of VRT.
Special Registers Altered:
None

\section*{Vector Unpack Low Signed Byte VX-form}
vupklsb VRT,VRB
\begin{tabular}{|l|l|l|l|lll|}
\hline 4 & VRT & & I/I & VRB & & 654 \\
\hline 0 & & & & 11 & & \\
\hline
\end{tabular}
do \(\mathrm{i}=0\) to 63 by 8
VRT \(_{\mathrm{i} \times 2: \mathrm{i} \times 2+15} \leftarrow \operatorname{EXTS}\left((\mathrm{VRB})_{\mathrm{i}+64: \mathrm{i}+71}\right)\)
For each vector element \(i\) from 0 to 7 , do the following.
Signed-integer byte element \(i+8\) in VRB is sign-extended to produce a signed-integer halfword and placed into halfword element \(i\) in VRT.
Special Registers Altered:
None

Vector Unpack Low Signed Halfword
VX-form
vupklsh VRT,VRB
\begin{tabular}{|l|l|l|l|lll|}
\hline 4 & VRT & & I/I & VRB & & 718 \\
\hline 0 & & 61 & & & & \\
\hline
\end{tabular}
```

do i=0 to 63 by 16
VRT i\times2:i\times2+31

```

For each vector element \(i\) from 0 to 3 , do the following.
Signed-integer halfword element \(i+4\) in VRB is sign-extended to produce a signed-integer word and placed into word element \(i\) in VRT.

Special Registers Altered:
None

\subsection*{5.8.2 Vector Merge Instructions}

\[
\begin{aligned}
& \text { do } i=0 \text { to } 63 \text { by } 8 \\
& \operatorname{VRT}_{i \times 2: i \times 2+7} \leftarrow(\text { VRA })_{i: i+7} \\
& \operatorname{VRT}_{i \times 2+8: i \times 2+15} \leftarrow(V R B)_{i: i+7}
\end{aligned}
\]

For each vector element \(i\) from 0 to 7 , do the following.
Byte element \(i\) in VRA is placed into byte element 2xi in VRT.

Byte element \(i\) in VRB is placed into byte element \(2 \times i+1\) in VRT.

\section*{Special Registers Altered:}

None

\section*{Vector Merge High Word VX-form}
vmrghw VRT,VRA,VRB
\begin{tabular}{|l|l|l|l|lll|}
\hline 4 & VRT & VRA & VRB & & 140 & \\
\hline 0 & & & & 11 & 16 & 21 \\
\hline
\end{tabular}
```

do i=0 to 63 by }3
VRT
VRT i\times2+32:i\times2+63}\leftarrow(VRB) i:i+31

```

For each vector element \(i\) from 0 to 1 , do the following. Word element \(i\) in VRA is placed into word element 2xi in VRT.

Word element \(i\) in VRB is placed into word element \(2 \times i+1\) in VRT.

The word elements in the high-order half of VRA are placed, in the same order, into the even-numbered word elements of VRT. The word elements in the high-order half of VRB are placed, in the same order, into the odd-numbered word elements of VRT.

\section*{Special Registers Altered:}

None

Vector Merge Low Byte
VX-form
vmrglb VRT,VRA,VRB
\begin{tabular}{|c|c|c|c|c|c|}
\hline 4 & VRT & VRA & VRB & \multicolumn{2}{|c|}{268} \\
\hline 0 & & & 11 & & \\
\hline
\end{tabular}
do \(i=0\) to 63 by 8
\(\mathrm{VRT}_{i \times 2: i \times 2+7} \leftarrow(\mathrm{VRA})_{i+64: i+71}\)
\(\mathrm{VRT}_{i \times 2+8: i \times 2+15} \leftarrow(\mathrm{VRB})_{i+64: i+71}\)
For each vector element \(i\) from 0 to 7 , do the following.
Byte element \(\mathrm{i}+8\) in VRA is placed into byte element \(2 \times \mathrm{i}\) in VRT.

Byte element \(\mathrm{i}+8\) in VRB is placed into byte element \(2 \times i+1\) in VRT.

Special Registers Altered:
None

\section*{Vector Merge Low Word}

VX-form
vmrglw VRT,VRA,VRB
\begin{tabular}{|l|l|l|l|lll|}
\hline 4 & VRT & VRA & VRB & \multicolumn{2}{|c|}{396} & \\
\hline 0 & & 61 & & & & \\
\hline
\end{tabular}
```

do i=0 to 63 by 32

```

```

    VRT
    ```

For each vector element \(i\) from 0 to 1 , do the following.
Word element \(\mathrm{i}+2\) in VRA is placed into word element \(2 \times\) in VRT.
Word element \(\mathrm{i}+2\) in VRB is placed into word element \(2 \times i+1\) in VRT.

Special Registers Altered:
None

Vector Merge Low Halfword VX-form
vmrglh VRT,VRA,VRB
\begin{tabular}{|l|l|l|l|lll|}
\hline 4 & VRT & VRA & VRB & & 332 & \\
\hline 0 & & & & 11 & & \\
\hline
\end{tabular}
do \(i=0\) to 63 by 16
\[
\begin{array}{ll}
\mathrm{VRT}_{i \times 2}: i \times 2+15 & \leftarrow(\mathrm{VRA})_{i+64: i+79} \\
\mathrm{VRT}_{i \times 2+16: i \times 2+31} & \leftarrow(\mathrm{VRB})_{i+64: i+79}
\end{array}
\]

For each vector element \(i\) from 0 to 3 , do the following.
Halfword element \(i+4\) in VRA is placed into halfword element \(2 \times i\) in VRT.

Halfword element \(i+4\) in VRB is placed into halfword element \(2 \times i+1\) in VRT.
Special Registers Altered:
None

\subsection*{5.8.3 Vector Splat Instructions}

\section*{Programming Note}

The Vector Splat instructions can be used in preparation for performing arithmetic for which one source vector is to consist of elements that all have the same value (e.g., multiplying all elements of a Vector Register by a constant).

\section*{Vector Splat Byte}

\section*{VX-form}
vspltb VRT,VRB,UIM
\begin{tabular}{|c|c|c|c|c|cc|}
\hline 4 & VRT & \begin{tabular}{c}
\(\mid 11\)
\end{tabular} & UIM & VRB & & 524 \\
\hline 0 & & & & & & \\
\hline
\end{tabular}
```

b}\leftarrow UIM| 0b000
do i=0 to 127 by 8
VRT

```

For each vector element i from 0 to 15 , do the following. The contents of byte element UIM in VRB are placed into byte element \(i\) of VRT.
Special Registers Altered:
None
Vector Splat Halfword
vsplth
VRT,VRB,UIM
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 4 & VRT & & VXorm \\
\hline 0 & VI & UIM & VRB & & 588 & \\
\hline
\end{tabular}
```

b \leftarrow UIM | 0b0000
do i=0 to 127 by 16
VRT}\mp@subsup{T}{i:i+15}{}\leftarrow(\textrm{VRB}\mp@subsup{)}{b:b+15}{

```

For each vector element \(i\) from 0 to 7 , do the following. The contents of halfword element UIM in VRB are placed into halfword element \(i\) of VRT.

Special Registers Altered:
None
Vector Splat Word VX-form
vspltw VRT,VRB,UIM
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 4 & VRT & I/I & \begin{tabular}{c} 
UIM \\
14
\end{tabular} & VRB & & 652 \\
\hline 16 & & & & & & \\
\hline
\end{tabular}
```

b \leftarrow UIM | 0b00000
do i=0 to 127 by 32
VRT

```

For each vector element \(i\) from 0 to 3 , do the following. The contents of word element UIM in VRB are placed into word element \(i\) of VRT.

\section*{Special Registers Altered:} None

\section*{Vector Splat Immediate Signed Byte} VX-form
vspltisb VRT,SIM
\begin{tabular}{|l|l|l|l|l|l|}
\hline 4 & VRT & SIM & & III & \\
\hline 0 & & 780 & & \\
\hline
\end{tabular}
do \(\mathrm{i}=0\) to 127 by 8
VRT \(_{\mathrm{i}: \mathrm{i}+7} \leftarrow \operatorname{EXTS}(\) SIM, 8)
For each vector element ifrom 0 to 15 , do the following. The value of the SIM field, sign-extended to 8 bits, is placed into byte element \(i\) of VRT.

\section*{Special Registers Altered:}

None

\section*{Vector Splat Immediate Signed Halfword VX-form}
vspltish VRT,SIM
\begin{tabular}{|c|c|c|c|cc|}
\hline 4 & VRT & SIM & I/I & & 844 \\
\hline
\end{tabular}
```

do i=0 to 127 by 16
VRT}\mp@subsup{\mp@code{i:i+15}}{}{~}\leftarrow\mathrm{ EXTS (SIM, 16)

```

For each vector element \(i\) from 0 to 7 , do the following. The value of the SIM field, sign-extended to 16 bits, is placed into halfword element \(i\) of VRT.

\section*{Special Registers Altered:} None

\section*{Vector Splat Immediate Signed Word} VX-form
vspltisw VRT,SIM
\begin{tabular}{|l|l|l|l|l|l|}
\hline 4 & VRT & SIM & III & & 908 \\
\hline 0 & & & 11 & & \\
\hline
\end{tabular}
```

do i=0 to 127 by 32
VRT}\mp@subsup{\mp@code{i:i+31}}{}{~

```

For each vector element \(i\) from 0 to 3 , do the following. The value of the SIM field, sign-extended to 32 bits, is placed into word element \(i\) of VRT.

\section*{Special Registers Altered:}

None

\subsection*{5.8.4 Vector Permute Instruction}

The Vector Permute instruction allows any byte in two source Vector Registers to be copied to any byte in the target Vector Register. The bytes in a third source Vector Register specify from which byte in the first two source Vector Registers the corresponding target byte is to be copied. The contents of the third source Vector Register are sometimes referred to as the "permute control vector".

\section*{Vector Permute}

VA-form
vperm VRT,VRA,VRB,VRC
\begin{tabular}{|c|c|c|c|c|cc|}
\hline 4 & VRT & VRA & VRB & VRC & \multicolumn{2}{|c|}{43} \\
\hline 0 & & 61 & & & \\
\hline
\end{tabular}
```

tempo:255}\leftarrow (VRA) || (VRB
do i=0 to 127 by }
b}\leftarrow(\mp@subsup{\mathrm{ VRC) }}{i+3:i+7 | | 0b000}{
VRT

```

Let the source vector be the concatenation of the contents of VRA followed by the contents of VRB.
For each vector element ifrom 0 to 15 , do the following.
The contents of the byte element in the source vector specified by bits \(3: 7\) of byte element \(i\) of VRC are placed into byte element \(i\) of VRT.

\section*{Special Registers Altered:}

None

\section*{Programming Note}

See the Programming Notes with the Load Vector for Shift Left and Load Vector for Shift Right instructions on page 148 for examples of uses of vperm.

\subsection*{5.8.5 Vector Select Instruction}

Vector Select VA-form vsel VRT,VRA,VRB,VRC
\begin{tabular}{|l|l|l|l|l|ll|}
\hline 4 & VRT & VRA & VRB & VRC & \multicolumn{2}{|c|}{42} \\
\hline 0 & & & & 11 & & \\
\hline
\end{tabular}
do \(\mathrm{i}=0\) to 127
\(V R T_{i} \leftarrow\left((V R C)_{i}=0\right) \quad\) ? \((V R A)_{i}:(V R B)_{i}\)
For each bit in VRC that contains the value 0 , the corresponding bit in VRA is placed into the corresponding bit of VRT. Otherwise, the corresponding bit in VRB is placed into the corresponding bit of VRT.
Special Registers Altered:
None

\subsection*{5.8.6 Vector Shift Instructions}

The Vector Shift instructions rotate or shift the contents of a Vector Register or a pair of Vector Registers left or right by a specified number of bytes (vslo, vsro, vsldoi) or bits (vsl, vsr). Depending on the instruction, this "shift count" is specified either by the contents of a Vector Register or by an immediate field in the instruction. In the former case, 7 bits of the shift count register give the shift count in bits ( \(0 \leq\) count \(\leq 127\) ). Of these 7 bits, the high-order 4 bits give the number of complete bytes by which to shift and are used by vslo and vsro; the low-order 3 bits give the number of remaining bits by which to shift and are used by vsl and vsr.

\section*{Programming Note}

A pair of these instructions, specifying the same shift count register, can be used to shift the contents of a Vector Register left or right by the number of bits (0-127) specified in the shift count register. The following example shifts the contents of register Vx left by the number of bits specified in register Vy and places the result into register Vz.
```

vslo Vz,Vx,Vy
vsl Vz,Vz,Vy

```

\section*{Vector Shift Left}

\section*{VX-form}
vsI VRT,VRA,VRB
\begin{tabular}{|l|l|l|l|lll|}
\hline 4 & \multicolumn{2}{|c|}{ VRT } & VRA & VRB & \multicolumn{2}{|c|}{452} \\
\hline 0 & & & 11 & & & 31 \\
\hline
\end{tabular}
```

sh}\leftarrow(\textrm{VRB})125:12
t}\leftarrow
do i=0 to 127 by }
t t t \& ((VRB) i+5:i+7}=sh
if t=1 then VRT \leftarrow (VRA) << sh
else VRT \leftarrow undefined

```

The contents of VRA are shifted left by the number of bits specified in (VRB) \({ }_{125: 127 \text {. }}\)
- Bits shifted out of bit 0 are lost.
- Zeros are supplied to the vacated bits on the right.

The result is place into VRT, except if, for any byte element in register VRB, the low-order 3 bits are not equal to the shift amount, then VRT is undefined.

\section*{Special Registers Altered: \\ None}

\section*{Vector Shift Left Double by Octet Immediate \\ VA-form}
vsidoi VRT,VRA,VRB,SHB
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline 4 & VRT & VRA & VRB & \(/\) & SHB & & 44 \\
\hline 0 & & & & 11 & & 162 & \\
\hline
\end{tabular}

VRT \(\leftarrow(\text { (VRA) } \| \text { (VRB) })_{8 \times S H B: ~}^{8 \times S H B+127}\)
Let the source vector be the concatenation of the contents of VRA followed by the contents of VRB. Bytes SHB:SHB+15 of the source vector are placed into VRT.

\section*{Special Registers Altered:}

None
Vector Shift Left by Octet
Vslo
VRT,VRA,VRB
\begin{tabular}{|c|c|c|c|cc|}
\hline 4 & VRT & VX-form \\
\hline 0 & VRA & VRB & 1036 & \\
\hline
\end{tabular}
```

shb}\leftarrow(VRB) 121:12
VRT \leftarrow (VRA) << ( shb || 0b000 )

```

The contents of VRA are shifted left by the number of bytes specified in (VRB) \(121: 124\).
- Bytes shifted out of byte 0 are lost.
- Zeros are supplied to the vacated bytes on the right.

The result is placed into VRT.
Special Registers Altered:
None
\[
\begin{aligned}
& \text { Vector Shift Right } \\
& \text { ver } \\
& \text { vsr } \\
& \text { VRT,VRA,VRB } \\
& \begin{array}{|c|c|c|c|cr|}
\hline 4 & \int_{6} & \text { VRT } & \text { VRA } & \text { VRorm } \\
0 & \text { VRB } & & 708 & \\
\hline
\end{array}
\end{aligned}
\]
```

sh}\leftarrow(\textrm{VRB}\mp@subsup{)}{125:127}{
t}\leftarrow
do i=0 to 127 by 8
t}\leftarrowt\&((VRB\mp@subsup{)}{i+5:i+7}{\prime}=\textrm{Sh}
if t=1 then VRT \leftarrow (VRA) >> ui sh
else VRT \leftarrow undefined

```

The contents of VRA are shifted right by the number of bits specified in (VRB) \(125: 127\).
- Bits shifted out of bit 127 are lost.
- Zeros are supplied to the vacated bits on the left.

The result is place into VRT, except if, for any byte element in register VRB, the low-order 3 bits are not equal to the shift amount, then VRT is undefined.

\section*{Special Registers Altered:}

None

\section*{Programming Note}

A double-register shift by a dynamically specified number of bits ( \(0-127\) ) can be performed in six instructions. The following example shifts Vw || Vx left by the number of bits specified in \(V y\) and places the high-order 128 bits of the result into Vz .
```

vslo Vt1,Vw,Vy \#shift high-order reg left
vsl Vt1,Vt1,Vy
vsububm Vt3,V0,Vy \#adjust shift count ((V0)=0)
vsro Vt2,Vx,Vt3 \#shift low-order reg right
vsr Vt2,Vt2,Vt3
vor Vz,Vt1,Vt2 \#merge to get final result

```

Vector Shift Right by Octet
VX-form
vsro VRT,VRA,VRB
\begin{tabular}{|l|l|l|l|l|l|}
\hline 4 & VRT & VRA & VRB & & 1100 \\
\hline 16 & & & 11 \\
\hline
\end{tabular}
shb \(\leftarrow(\) VRB \()\) 121:124
\(\mathrm{VRT} \leftarrow(\mathrm{VRA}) \stackrel{\gg_{\text {ui }}}{ }(\) shb \(\| 0 \mathrm{~b} 000)\)
The contents of VRA are shifted right by the number of bytes specified in (VRB) 121:124. \(^{\text {. }}\)
- Bytes shifted out of byte 15 are lost.
- Zeros are supplied to the vacated bytes on the left.

The result is placed into VRT.
Special Registers Altered:
None

\subsection*{5.9 Vector Integer Instructions}

\subsection*{5.9.1 Vector Integer Arithmetic Instructions}

\subsection*{5.9.1.1 Vector Integer Add Instructions}

\section*{Vector Add and Write Carry-out Unsigned Word \\ VX-form}
vaddcuw VRT,VRA,VRB
\begin{tabular}{|l|l|l|l|l|ll|}
\hline 4 & VRT & VRA & VRB & & 384 & \\
\hline 0 & & 6 & & 11 & 16 & 21 \\
\hline
\end{tabular}
```

do i=0 to 127 by }3
aop}\leftarrow\operatorname{EXTZ((VRA)
bop }\leftarrow\operatorname{EXTZ((VRB) i:i+31)
VRT

```

For each vector element \(i\) from 0 to 3 , do the following.
Unsigned-integer word element \(i\) in VRA is added to unsigned-integer word element \(i\) in VRB. The carry out of the 32-bit sum is zero-extended to 32 bits and placed into word element \(i\) of VRT.

\section*{Special Registers Altered:}

None

Vector Add Signed Halfword Saturate VX-form
vaddshs VRT,VRA,VRB
\begin{tabular}{|c|c|c|c|c|c|}
\hline 4 & VRT & VRA & VRB & \multicolumn{2}{|c|}{832} \\
\hline 0 & & & & & \\
\hline
\end{tabular}
\[
\begin{aligned}
& \text { do } \mathrm{i}=0 \text { to } 127 \text { by } 16 \\
& \text { aop } \leftarrow \operatorname{EXTS}\left((\mathrm{VRA})_{i: i+15}\right) \\
& \text { bop } \leftarrow \operatorname{EXTS}\left((\mathrm{VRB})_{i: i+15}\right) \\
& \operatorname{VRT}_{i: i+15} \\
& \quad \leftarrow \operatorname{Clamp}\left(\text { aop }+_{\text {int }} \text { bop, } \quad-2^{15}, 2^{15}-1\right)_{16: 31}
\end{aligned}
\]

For each vector element \(i\) from 0 to 7 , do the following.
Signed-integer halfword element \(i\) in VRA is added to signed-integer halfword element \(i\) in VRB.
- If the sum is greater than \(2^{15}-1\) the result saturates to \(2^{15}\)-1
- If the sum is less than \(-2^{15}\) the result saturates to \(-2^{15}\).

The low-order 16 bits of the result are placed into halfword element \(i\) of VRT.

\section*{Special Registers Altered:}

SAT

Vector Add Signed Byte Saturate VX-form
vaddsbs VRT,VRA,VRB
\begin{tabular}{|l|l|l|l|l|l|}
\hline 4 & & VRT & VRA & VRB & \\
\hline 0 & & & 768 & \\
\hline
\end{tabular}
```

do i=0 to 127 by 8
aop }\leftarrow\operatorname{EXTS}(\mp@subsup{\mathrm{ VRA }}{i:i+7}{*}
bop}\leftarrow\operatorname{EXTS}(\mp@subsup{\textrm{VRB}}{i:i+7}{\prime}
VRT}\mp@subsup{\mp@code{i:i+7}}{}{~}\mathrm{ Clamp( aop + int bop, -128, 127 ) 24:31

```

For each vector element ifrom 0 to 15 , do the following.
Signed-integer byte element \(i\) in VRA is added to signed-integer byte element \(i\) in VRB.
- If the sum is greater than 127 the result saturates to 127.
- If the sum is less than -128 the result saturates to -128.

The low-order 8 bits of the result are placed into byte element \(i\) of VRT.

\section*{Special Registers Altered:}

SAT

Vector Add Signed Word Saturate
VX-form
vaddsws VRT,VRA,VRB
\begin{tabular}{|c|c|c|c|ccc|}
\hline 4 & VRT & VRA & VRB & \multicolumn{2}{|c|}{896} & \\
\hline 0 & & & 11 \\
\hline
\end{tabular}
```

do i=0 to 127 by 32
aop}\leftarrow\operatorname{EXTS}((VRA) i:i+31
bop }\leftarrow\operatorname{EXTS}((VRB) i:i+31
VRT

```

For each vector element \(i\) from 0 to 3 , do the following.
Signed-integer word element \(i\) in VRA is added to signed-integer word element \(i\) in VRB.
- If the sum is greater than \(2^{31}-1\) the result saturates to \(2^{31}-1\).
- If the sum is less than \(-2^{31}\) the result saturates to \(-2^{31}\).
The low-order 32 bits of the result are placed into word element \(i\) of VRT.
Special Registers Altered: SAT

\section*{Vector Add Unsigned Byte Modulo}

VX-form
vaddubm VRT,VRA,VRB
\begin{tabular}{|l|l|l|l|lll|}
\hline 4 & VRT & VRA & VRB & & 0 & \\
\hline 0 & & & 11 & & \\
\hline
\end{tabular}
```

do i=0 to 127 by 8
aop \leftarrow EXTZ((VRA) i:i+7)
bop \leftarrow EXTZ((VRB) i:i+7)
VRT i:i+7}* \leftarrowhop( aop + int bop, 8 )

```

For each vector element \(i\) from 0 to 15, do the following.
Unsigned-integer byte element \(i\) in VRA is added to unsigned-integer byte element \(i\) in VRB.

The low-order 8 bits of the result are placed into byte element \(i\) of VRT.

\section*{Special Registers Altered:}

None

Programming Note
vaddubm can be used for unsigned or signed-integers.

\section*{Vector Add Unsigned Word Modulo}

VX-form
vadduwm VRT,VRA,VRB
\begin{tabular}{|c|c|c|c|ccc|}
\hline 4 & VRT & VRA & VRB & & 128 & \\
\hline 0 & & 61 & & & & \\
\hline
\end{tabular}
```

do i=0 to 127 by 32

```
do i=0 to 127 by 32
    aop \leftarrow EXTZ((VRA) i:i+31)
    aop \leftarrow EXTZ((VRA) i:i+31)
    bop \leftarrow EXTZ((VRB) i:i+31)
    bop \leftarrow EXTZ((VRB) i:i+31)
    temp }\leftarrow\mathrm{ aop +int bop
    temp }\leftarrow\mathrm{ aop +int bop
    VRTi:i+31}\leftarrow Chop( aop +int bop, 32 )
    VRTi:i+31}\leftarrow Chop( aop +int bop, 32 )
For each vector element \(i\) from 0 to 3 , do the following.
Unsigned-integer word element \(i\) in VRA is added to unsigned-integer word element \(i\) in VRB.
The low-order 32 bits of the result are placed into word element \(i\) of VRT.
```


## Special Registers Altered:

```
vadduwm can be used for unsigned or signed-integers.
```


## None

## Programming Note <br> Programming Note

Vector Add Unsigned Halfword Modulo
VX-form
vadduhm VRT,VRA,VRB

| 4 | VRT | VRA | VRB | 64 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 |  | 11 |  |

do $i=0$ to 127 by 16
aop $\leftarrow \operatorname{EXTZ}\left((\mathrm{VRA})_{i: i+15}\right)$
bop $\leftarrow \operatorname{EXTZ}\left((\mathrm{VRB})_{i: i+15}\right)$
$\mathrm{VRT}_{i: i+15} \leftarrow$ Chop $\left(\right.$ aop $+_{\text {int }}$ bop, 16$)$
For each vector element $i$ from 0 to 7 , do the following.
Unsigned-integer halfword element $i$ in VRA is added to unsigned-integer halfword element $i$ in VRB.

The low-order 16 bits of the result are placed into halfword element $i$ of VRT.

Special Registers Altered:
None

## - Programming Note

vadduhm can be used for unsigned or signed-integers.

## Vector Add Unsigned Byte Saturate

VX-form
vaddubs VRT,VRA,VRB

| 4 | VRT | VRA | VRB | 512 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | 11 |  |  |

```
do i=0 to 127 by 8
    aop }\leftarrow\operatorname{EXTZ((VRA) }\mp@subsup{\mp@code{i:i+7}}{}{\prime
    bop }\leftarrow\operatorname{EXTZ ((VRB) i:i+7)
    VRT
```

For each vector element ifrom 0 to 15 , do the following.
Unsigned-integer byte element $i$ in VRA is added to unsigned-integer byte element $i$ in VRB.

- If the sum is greater than 255 the result saturates to 255.
The low-order 8 bits of the result are placed into byte element $i$ of VRT.


## Special Registers Altered: SAT

## Vector Add Unsigned Word Saturate

VX-form
vadduws VRT,VRA,VRB

| 4 | VRT | VRA | VRB |  | 640 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | 11 |  |  | 31 |

```
do i=0 to 127 by 32
    aop }\leftarrow\operatorname{EXTZ((VRA) i:i+31)
    bop }\leftarrow\operatorname{EXTZ((VRB) i:i+31)
    VRT i:i+31}\leftarrow<Clamp(aop +int bop, 0, 232-1
```

For each vector element $i$ from 0 to 3 , do the following.
Unsigned-integer word element $i$ in VRA is added to unsigned-integer word element $i$ in VRB.

- If the sum is greater than $2^{32}-1$ the result saturates to $2^{32}-1$.

The low-order 32 bits of the result are placed into word element $i$ of VRT.

## Special Registers Altered:

 SAT
## Vector Add Unsigned Halfword Saturate VX-form

vadduhs VRT,VRA,VRB

| 4 | VRT | VRA | VRB | 576 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  |  |  |  |

```
do i=0 to 127 by 16
    aop \leftarrow EXTZ ((VRA) i:i+15)
    bop \leftarrow EXTZ((VRB) i:i+15}
    VRT}\mp@subsup{\mp@code{i:i+15}}{}{~
```

For each vector element $i$ from 0 to 7 , do the following.
Unsigned-integer halfword element $i$ in VRA is added to unsigned-integer halfword element $i$ in VRB.

- If the sum is greater than $2^{16}-1$ the result saturates to $2^{16}-1$.

The low-order 16 bits of the result are placed into halfword element $i$ of VRT.

Special Registers Altered:
SAT

### 5.9.1.2 Vector Integer Subtract Instructions

## Vector Subtract and Write Carry-Out Unsigned Word <br> VX-form

## vsubcuw VRT,VRA,VRB

| 4 | VRT | VRA | VRB |  | 1408 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  |  |  |

```
do i=0 to 127 by 32
    aop }\leftarrow(\mathrm{ VRA ) i:i+31
    bop }\leftarrow(\mathrm{ VRB ) i:i+31
    temp \leftarrow(EXTZ (aop) +int EXTZ (`bop) +int 1) >> 32
    VRTi:i+31
```

For each vector element $i$ from 0 to 3 , do the following.
Unsigned-integer word element $i$ in VRB is subtracted from unsigned-integer word element $i$ in VRA. The complement of the borrow out of bit 0 of the 32 -bit difference is zero-extended to 32 bits and placed into word element $i$ of VRT.
Special Registers Altered:
None

## Vector Subtract Signed Halfword Saturate VX-form

vsubshs VRT,VRA,VRB

| 4 | VRT | VRA | VRB | 1856 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | 11 |  |  |

```
do i=0 to 127 by 16
    aop }\leftarrow\operatorname{EXTS}((VRA) i:i+15
    bop \leftarrow EXTS((VRB) i:i+15)
    VRT i:i+15
        Clamp (aop +int lbop +int 1, -2 '5, 2'5-1) 16:31
```

For each vector element $i$ from 0 to 7 , do the following.
Signed-integer halfword element $i$ in VRB is subtracted from signed-integer halfword element $i$ in VRA.

- If the intermediate result is greater than $2^{15}-1$ the result saturates to $2^{15}-1$.
- If the intermediate result is less than -2 $2^{15}$ the result saturates to $-2^{15}$.

The low-order 16 bits of the result are placed into halfword element $i$ of VRT.

## Special Registers Altered:

SAT

## Vector Subtract Signed Byte Saturate VX-form

vsubsbs VRT,VRA,VRB

| 4 | VRT | VRA | VRB |  | 1792 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 16 |  |  | 11 |  |  |

$$
\begin{aligned}
& \text { do } \mathrm{i}=0 \text { to } 127 \text { by } 8 \\
& \quad \text { aop } \leftarrow \operatorname{EXTS}\left((\mathrm{VRA})_{i: i+7}\right) \\
& \quad \text { bop } \leftarrow \operatorname{EXTS}\left((\mathrm{VRB})_{i: i+7}\right) \\
& \operatorname{VRT}_{i}: i+7 \\
& \quad \operatorname{Clamp}\left(\text { aop }+_{\text {int }} \text { 子bop }+_{\text {int }} 1,-128,127\right)_{24: 31}
\end{aligned}
$$

For each vector element ifrom 0 to 15, do the following.
Signed-integer byte element $i$ in VRB is subtracted from signed-integer byte element $i$ in VRA.

- If the intermediate result is greater than 127 the result saturates to 127 .
- If the intermediate result is less than -128 the result saturates to - 128 .

The low-order 8 bits of the result are placed into byte element $i$ of VRT.

## Special Registers Altered:

SAT

## Vector Subtract Signed Word Saturate VX-form

vsubsws VRT,VRA,VRB

| 4 | VRT | VRA | VRB |  | 1920 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 61 |  |  |  |

```
do i=0 to 127 by 32
    aop \leftarrow EXTS((VRA) i:i+31)
    bop \leftarrow EXTS((VRB) i:i+31)
    VRT i:i+31}\leftarrow<Clamp (aop +int ᄀbop +int 1,-231,2 21-1)
```

For each vector element $i$ from 0 to 3 , do the following.
Signed-integer word element $i$ in VRB is subtracted from signed-integer word element $i$ in VRA.

- If the intermediate result is greater than $2^{31}-1$ the result saturates to $2^{31}-1$.
- If the intermediate result is less than $-2^{31}$ the result saturates to $-2^{31}$.

The low-order 32 bits of the result are placed into word element $i$ of VRT.

## Special Registers Altered:

SAT

## Vector Subtract Unsigned Byte Modulo VX-form

vsububm VRT,VRA,VRB

| 4 | VRT | VRA | VRB | 1024 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | 16 |  |  |

```
do i=0 to 127 by 8
    aop}\leftarrow\operatorname{EXTZ((VRA)
    bop }\leftarrow\operatorname{EXTZ((VRB) i:i+7)
    VRT i:i+7}\mp@code{\leftarrowChop( aop + int ᄀbop + int 1, 8)
```

For each vector element i from 0 to 15 , do the following.
Unsigned-integer byte element $i$ in VRB is subtracted from unsigned-integer byte element $i$ in VRA. The low-order 8 bits of the result are placed into byte element $i$ of VRT.

Special Registers Altered:
None

## Vector Subtract Unsigned Word Modulo

VX-form
vsubuwm VRT,VRA,VRB

| 4 | VRT | VRA | VRB | 1152 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | 11 |  |  |

Unsigned-integer word element $i$ in VRB is subtracted from unsigned-integer word element $i$ in VRA. The low-order 32 bits of the result are placed into word element $i$ of VRT.

## Special Registers Altered:

None

```
```

do i=0 to 127 by 32

```
```

do i=0 to 127 by 32
aop }\leftarrow\operatorname{EXTZ((VRA)}\mp@subsup{i}{i:i+31)}{
aop }\leftarrow\operatorname{EXTZ((VRA)}\mp@subsup{i}{i:i+31)}{
bop \& EXTZ ((VRB) i:i+31)
bop \& EXTZ ((VRB) i:i+31)
VRT}\mp@subsup{i}{i:i+31}{}\leftarrow\mathrm{ Chop( aop +int `bop +int 1, 32)

```
```

    VRT}\mp@subsup{i}{i:i+31}{}\leftarrow\mathrm{ Chop( aop +int `bop +int 1, 32)
    ```
```

For each vector element $i$ from 0 to 3 , do the following.

## Vector Subtract Unsigned Halfword

 Modulo VX-formvsubuhm VRT,VRA,VRB

| 4 | VRT | VRA | VRB |  | 1088 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 |  | 11 |  |  |

```
do i=0 to 127 by 16
    aop \leftarrow EXTZ((VRA) i:i+15)
    bop \leftarrow EXTZ((VRB) i:i+15)
    VRT}\mp@subsup{\mp@code{i:i+16}}{\leftarrow}{~Chop( aop + int }\urcorner\mathrm{ bop + +int 1, 16)
```

For each vector element $i$ from 0 to 7 , do the following.
Unsigned-integer halfword element $i$ in VRB is subtracted from unsigned-integer halfword element $i$ in VRA. The low-order 16 bits of the result are placed into halfword element $i$ of VRT.

Special Registers Altered:
None

## Vector Subtract Unsigned Byte Saturate VX-form

vsububs VRT,VRA,VRB

| 4 | VRT | VRA | VRB |  | 1536 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  |  |  |

```
do i=0 to 127 by 8
    aop}\leftarrow\operatorname{EXTZ ((VRA)}\mp@subsup{)}{i:i+7}{}
    bop \leftarrow EXTZ((VRB) i:i+7 )
    VRT}\mp@subsup{\mp@code{i:i+7}}{}{~
```

For each vector element $i$ from 0 to 15, do the following.
Unsigned-integer byte element $i$ in VRB is subtracted from unsigned-integer byte element $i$ in VRA. If the intermediate result is less than 0 the result saturates to 0 . The low-order 8 bits of the result are placed into byte element $i$ of VRT.

## Special Registers Altered:

SAT

## Vector Subtract Unsigned Word Saturate VX-form

vsubuws VRT,VRA,VRB

| 4 | VRT | VRA | VRB |  | 1664 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 16 |  |  |  |  |  |

For each vector element $i$ from 0 to 7 , do the following.
Unsigned-integer word element $i$ in VRB is subtracted from unsigned-integer word element $i$ in VRA.

- If the intermediate result is less than 0 the result saturates to 0 .

The low-order 32 bits of the result are placed into word element $i$ of VRT.

## Special Registers Altered:

 SAT```
do i=0 to 127 by 32
```

do i=0 to 127 by 32
aop }\leftarrow\operatorname{EXTZ((VRA) i:i+31)
aop }\leftarrow\operatorname{EXTZ((VRA) i:i+31)
bop \leftarrow EXTZ((VRB) i:i+31)
bop \leftarrow EXTZ((VRB) i:i+31)
VRT

```
    VRT
```


## Vector Subtract Unsigned Halfword Saturate VX-form

vsubuhs VRT,VRA,VRB

| 4 | VRT | VRA | VRB |  | 1600 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 16 |  | 61 |  |  |  |

do $i=0$ to 127 by 16
aop $\leftarrow \operatorname{EXTZ}\left((\mathrm{VRA})_{i: i+15}\right)$
bop $\leftarrow \operatorname{EXTZ}\left((\mathrm{VRB})_{i: i+15}\right)$
$\operatorname{VRT}_{\mathrm{i}: \mathrm{i}+15} \leftarrow \operatorname{Clamp}\left(\text { aop }+_{\text {int }} \neg \text { bop }+_{\text {int }} 1,0,2^{16}-1\right)_{16: 31}$
For each vector element $i$ from 0 to 7 , do the following.
Unsigned-integer halfword element $i$ in VRB is subtracted from unsigned-integer halfword element $i$ in VRA. If the intermediate result is less than 0 the result saturates to 0 . The low-order 16 bits of the result are placed into halfword element $i$ of VRT.
Special Registers Altered:
SAT

### 5.9.1.3 Vector Integer Multiply Instructions

## Vector Multiply Even Signed Byte

VX-form
vmulesb VRT,VRA,VRB

| 4 | VRT |  | VRA | VRB | 776 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  |  |  |

## do $i=0$ to 127 by 16

$\operatorname{prod} \leftarrow \operatorname{EXTS}\left((\text { VRA })_{i: i+7}\right) x_{\text {si }} \operatorname{EXTS}\left((V R B)_{i: i+7}\right)$
$\mathrm{VRT}_{\mathrm{i}: i+15} \leftarrow$ Chop ( prod, 16 )
For each vector element i from 0 to 7 , do the following.
Signed-integer byte element $\mathrm{i} \times 2$ in VRA is multiplied by signed-integer byte element $\mathrm{i} \times 2$ in VRB. The low-order 16 bits of the product are placed into halfword element i VRT.

## Special Registers Altered:

None

## Vector Multiply Even Unsigned Byte

 VX-formvmuleub VRT,VRA,VRB

| 4 | VRT | VRA | VRB | 520 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 | 16 | 21 |  |

```
do i=0 to 127 by 16
    prod}\leftarrow\operatorname{EXTZ}((VRA) i:i+7) ( < ui EXTZ ((VRB) i:i+7 )
    VRT}\mp@subsup{\mp@code{i:i+15}}{}{~
```

For each vector element i from 0 to 7 , do the following. Unsigned-integer byte element $\mathrm{i} \times 2$ in VRA is multiplied by unsigned-integer byte element $\mathrm{i} \times 2$ in VRB. The low-order 16 bits of the product are placed into halfword element i VRT.

## Special Registers Altered:

 NoneVector Multiply Even Signed Halfword VX-form
vmulesh VRT,VRA,VRB

| 4 | VRT | VRA | VRB | 840 |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 11 | 16 | 21 |  |

```
do i=0 to 127 by 32
```



```
    VRT}\mp@subsup{\mp@code{i:i+31}}{\leftarrow}{\leftarrowChop( prod, 32)
```

For each vector element i from 0 to 3 , do the following.
Signed-integer halfword element $\mathrm{i} \times 2$ in VRA is multiplied by signed-integer halfword element $\mathrm{i} \times 2$ in VRB. The low-order 32 bits of the product are placed into halfword element i VRT.

## Special Registers Altered:

None

## Vector Multiply Even Unsigned Halfword VX-form

vmuleuh VRT,VRA,VRB

| 4 | VRT | VRA | VRB |  | 584 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  |  |

```
do i=0 to 127 by 32
```



```
    VRT i:i+31}\leftarrow\leftarrowChop(prod, 32
```

For each vector element i from 0 to 3 , do the following.
Unsigned-integer halfword element $\mathrm{i} \times 2$ in VRA is multiplied by unsigned-integer halfword element $\mathrm{i} \times 2$ in VRB. The low-order 32 bits of the product are placed into halfword element i VRT.
Special Registers Altered:
None

## Vector Multiply Odd Signed Byte VX-form

vmulosb VRT,VRA,VRB

| 4 | VRT | VRA | VRB | 264 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | 11 |  |  |

```
do i=0 to 127 by 16
    prod}\leftarrow\operatorname{EXTS}((VRA) i+8:i+15) < < Si EXTS ((VRB) i+8:i+15
    VRT
```

For each vector element i from 0 to 7 , do the following.
Signed-integer byte element $\mathrm{i} \times 2+1$ in VRA is multiplied by signed-integer byte element $\mathrm{i} \times 2+1$ in VRB. The low-order 16 bits of the product are placed into halfword element i VRT.

## Special Registers Altered: <br> None

## Vector Multiply Odd Unsigned Byte VX-form

vmuloub VRT,VRA,VRB

| 4 | VRT | VRA | VRB | 8 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | 11 |  |  |

```
do i=0 to 127 by 16
    prod}\leftarrow\operatorname{EXTZ}((VRA) (i+8:i+15) < < wi EXTZ ((VRB) i+8:i+15
    VRTi:i+15}\leftarrow<Chop( prod, 16 ),
```

For each vector element i from 0 to 7 , do the following.
Unsigned-integer byte element $\mathrm{i} \times 2+1$ in VRA is multiplied by unsigned-integer byte element $\mathrm{i} \times 2+1$ in VRB. The low-order 16 bits of the product are placed into halfword element i VRT.

## Special Registers Altered:

None

Vector Multiply Odd Signed Halfword
VX-form
vmulosh VRT,VRA,VRB

| 4 | VRT | VRA | VRB | 328 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 |  | 11 |  |  |

```
do i=0 to 127 by 32
    prod \(\leftarrow \operatorname{EXTS}\left((\mathrm{VRA})_{i+16: i+31}\right) \times_{\text {si }} \operatorname{EXTS}\left((\mathrm{VRB})_{i+16: i+31}\right)\)
    \(\operatorname{VRT}_{i: i+31} \leftarrow\) Chop ( prod, 32 )
```

For each vector element i from 0 to 3 , do the following.
Signed-integer halfword element $\mathrm{i} \times 2+1$ in VRA is multiplied by signed-integer halfword element ix $2+1$ in VRB. The low-order 32 bits of the product are placed into halfword element i VRT.
Special Registers Altered:
None

## Vector Multiply Odd Unsigned Halfword VX-form

vmulouh VRT,VRA,VRB

| 4 | VRT | VRA | VRB |  | 72 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 61 |  | 16 | 21 |

```
do i=0 to 127 by 32
```



```
    VRTi:i+31}\leftarrow Chop( prod, 32 )
```

For each vector element i from 0 to 3 , do the following.
Unsigned-integer halfword element $\mathrm{i} \times 2+1$ in VRA is multiplied by unsigned-integer halfword element $\mathrm{i} \times 2+1$ in VRB. The low-order 32 bits of the product are placed into halfword element i VRT.

## Special Registers Altered: <br> None

### 5.9.1.4 Vector Integer Multiply-Add/Sum Instructions

## Vector Multiply-High-Add Signed Halfword Saturate <br> VA-form

vmhaddshs VRT,VRA, VRB, VRC

| 4 | VRT | VRA | VRB | VRC | 32 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  |  |  |

## do $i=0$ to 127 by 16

prod $\leftarrow \operatorname{EXTS}\left((V R A)_{i: i+15}\right) \times_{s i} \operatorname{EXTS}\left((V R B)_{i: i+15}\right)$
sum $\leftarrow\left(\operatorname{prod} \gg_{\text {si }} 15\right)+_{\text {int }} \operatorname{EXTS}\left((\mathrm{VRC})_{i: i+15}\right.$
$\mathrm{VRT}_{\mathrm{i}: i+15} \leftarrow \mathrm{Clamp}\left(\text { sum, }-2^{15}, 2^{15}-1\right)_{16: 31}$
For each vector element i from 0 to 7 , do the following.
Signed-integer halfword element $i$ in VRA is multiplied by signed-integer halfword element i in VRB, producing a 32-bit signed-integer product. Bits 0:16 of the product are added to signed-integer halfword element i in VRC.

- If the intermediate result is greater than $2^{15}-1$ the result saturates to $2^{15}-1$.
- If the intermediate result is less than - $2^{15}$ the result saturates to $-2^{15}$.

The low-order 16 bits of the result are placed into halfword element i of VRT.

## Special Registers Altered:

 SAT
## Vector Multiply-High-Round-Add Signed Halfword Saturate <br> VA-form

vmhraddshs VRT,VRA,VRB,VRC

| 4 | VRT | VRA | VRB | VRC | 33 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  |  |

```
do i=0 to 127 by 16
    prod \leftarrow EXTS((VRA) i:i+15) < < si EXTS ((VRB) i:i+15)
    sum \leftarrow(( (prod + +int 0x0000_4000) >> si 15)
        +int EXTS((VRC) i:i+15)
    VRT
```

For each vector element i from 0 to 7 , do the following.
Signed-integer halfword element i in VRA is multiplied by signed-integer halfword element i in VRB, producing a 32-bit signed-integer product. The value $0 \times 0000 \_4000$ is added to the product, producing a 32-bit signed-integer sum. Bits 0:16 of the sum are added to signed-integer halfword element i in VRC.

- If the intermediate result is greater than $2^{15}-1$ the result saturates to $2^{15}-1$.
- If the intermediate result is less than $-2^{15}$ the result saturates to $-2^{15}$.

The low-order 16 bits of the result are placed into halfword element i of VRT.

## Special Registers Altered:

 SAT
## Vector Multiply-Low-Add Unsigned Halfword Modulo <br> VA-form

vmladduhm VRT,VRA,VRB,VRC

| 4 | VRT | VRA | VRB | VRC | 34 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  |  |

```
do i=0 to 127 by 16
    prod}\leftarrow\operatorname{EXTZ}((VRA) i:i+15) ( xui EXTZ ((VRB) i:i+15
```



```
    VRT 
```

For each vector element i from 0 to 3, do the following.
Unsigned-integer halfword element $i$ in VRA is multiplied by unsigned-integer halfword element i in VRB, producing a 32-bit unsigned-integer product. The low-order 16 bits of the product are added to unsigned-integer halfword element i in VRC.

The low-order 16 bits of the sum are placed into halfword element i of VRT.

## Special Registers Altered:

 NoneProgramming Note
vmladduhm can be used for unsigned or signed-integers.

## Vector Multiply-Sum Unsigned Byte Modulo <br> VA-form

vmsumubm VRT,VRA,VRB,VRC

| 4 | VRT | VRA | VRB | VRC | 36 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 |  | 11 |  |  |

do $i=0$ to 127 by 32

```
    temp \(\leftarrow \operatorname{EXTZ}\left((\mathrm{VRC})_{i: i+31}\right)\)
    do \(j=0\) to 31 by 8
        prod \(\leftarrow \operatorname{EXTZ}\left((V R A)_{i+j: i+j+7}\right)\)
            \(\times_{u i} \operatorname{EXTZ}\left((\text { VRB })_{i+j: i+j+7}\right)\)
        temp \(\leftarrow\) temp \({ }_{\text {int }}\) prod
    \(\operatorname{VRT}_{i: i+31} \leftarrow\) Chop (temp, 32 )
```

For each word element in VRT the following operations are performed, in the order shown.

- Each of the four unsigned-integer byte elements contained in the corresponding word element of VRA is multiplied by the corresponding unsigned-integer byte element in VRB, producing an unsigned-integer halfword product.
- The sum of these four unsigned-integer halfword products is added to the unsigned-integer word element in VRC.
- The unsigned-integer word result is placed into the corresponding word element of VRT.


## Special Registers Altered: <br> None

## Vector Multiply-Sum Mixed Byte Modulo <br> VA-form

vmsummbm VRT,VRA,VRB,VRC

| 4 | VRT | VRA | VRB | VRC | 37 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 |  | 11 |  |  |

```
do i=0 to 127 by 32
    temp}\leftarrow(VRC) i:i+31
    do j=0 to 31 by 8
        prod}0:15 \leftarrow(VRA) i+j:i+j+7 * *sui (VRB) i+j:i+j+7
        temp }\leftarrow\mathrm{ temp +int EXTS (prod)
    VRT
```

For each word element in VRT the following operations are performed, in the order shown.

- Each of the four signed-integer byte elements contained in the corresponding word element of VRA is multiplied by the corresponding unsigned-integer byte element in VRB, producing a signed-integer product.
- The sum of these four signed-integer halfword products is added to the signed-integer word element in VRC.
- The signed-integer result is placed into the corresponding word element of VRT.


## Special Registers Altered:

None

## Vector Multiply-Sum Signed Halfword Modulo <br> VA-form

vmsumshm VRT,VRA,VRB,VRC

| 4 | VRT | VRA | VRB | VRC | 40 | 40 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | 11 |  |  |  |

```
do i=0 to 127 by 32
    temp }\leftarrow(\mathrm{ VRC) }\mp@subsup{i}{i:i+31}{
    do j=0 to 31 by 16
        prod}0:31 \leftarrow(VRA) i+j:i+j+15 柇sii (VRB) i+j:i+j+1
        temp }\leftarrow\mathrm{ temp +int prod
    VRT
```

For each word element in VRT the following operations are performed, in the order shown.

- Each of the two signed-integer halfword elements contained in the corresponding word element of VRA is multiplied by the corresponding signed-integer halfword element in VRB, producing a signed-integer product.
- The sum of these two signed-integer word products is added to the signed-integer word element in VRC.
- The signed-integer word result is placed into the corresponding word element of VRT.
Special Registers Altered:
None


## Vector Multiply-Sum Signed Halfword Saturate

vmsumshs VRT,VRA,VRB,VRC

| 4 | VRT | VRA | VRB | VRC | 41 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  |  |  |  |

```
do i=0 to 127 by 32
    temp}\leftarrow\operatorname{EXTS}((VRC) (i:i+31
    do j=0 to 31 by 16
        prod }\leftarrow\operatorname{EXTS}((VRA) i+j:i+j+15
            x si EXTS ((VRB) i+j:i+j+15)
        temp }\leftarrow\mathrm{ temp + int prod
    VRT
```

For each word element in VRT the following operations are performed, in the order shown.

- Each of the two signed-integer halfword elements contained in the corresponding word element of VRA is multiplied by the corresponding signed-integer halfword element in VRB, producing a signed-integer product.
- The sum of these two signed-integer word products is added to the signed-integer word element in VRC.
- If the intermediate result is greater than $2^{31}-1$ the result saturates to $2^{31}-1$ and if it is less than $-2^{31}$ it saturates to $-2^{31}$.
- The result is placed into the corresponding word element of VRT.
Special Registers Altered:
SAT


## Vector Multiply-Sum Unsigned Halfword Modulo <br> VA-form

vmsumuhm VRT,VRA,VRB,VRC

| 4 | VRT | VRA | VRB | VRC | 38 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 611 |  |  |  |  |

do $i=0$ to 127 by 32

```
    temp }\leftarrow\operatorname{EXTZ}((VRC) i:i+31
    do j=0 to 31 by 16
        prod }\leftarrow\operatorname{EXTZ ((VRA) i+j:i+j+15)
            * ui EXTZ((VRB) }\mp@subsup{i}{i+j:i+j+15}{\prime
        temp }\leftarrow temp + int prod
    VRT}\mp@subsup{\mp@code{i:i+31}}{}{~
```

For each word element in VRT the following operations are performed, in the order shown.

- Each of the two unsigned-integer halfword elements contained in the corresponding word element of VRA is multiplied by the corresponding unsigned-integer halfword element in VRB, producing an unsigned-integer word product.
- The sum of these two unsigned-integer word products is added to the unsigned-integer word element in VRC.
- The unsigned-integer result is placed into the corresponding word element of VRT.


## Special Registers Altered:

None

## Vector Multiply-Sum Unsigned Halfword Saturate VA-form

vmsumuhs VRT,VRA,VRB,VRC

| 4 | VRT | VRA | VRB | VRC | 39 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  |  |

do $i=0$ to 127 by 32
temp $\leftarrow \operatorname{EXTZ}\left((\mathrm{VRC})_{i: i+31}\right)$
do $j=0$ to 31 by 16 prod $\leftarrow \operatorname{EXTZ}\left((V R A)_{i+j: i+j+15}\right)$
$x_{u i} \operatorname{EXTZ}\left((\mathrm{VRB})_{i+j: i+j+15}\right)$
temp $\leftarrow$ temp $+_{\text {int }}$ prod
$\mathrm{VRT}_{i: i+31} \leftarrow$ Clamp (temp, $0,2^{32}-1$ )
For each word element in VRT the following operations are performed, in the order shown.

- Each of the two unsigned-integer halfword elements contained in the corresponding word element of VRA is multiplied by the corresponding unsigned-integer halfword element in VRB, producing an unsigned-integer product.
- The sum of these two unsigned-integer word products is added to the unsigned-integer word element in VRC.
- If the intermediate result is greater than $2^{32}-1$ the result saturates to $2^{32}-1$.
- The result is placed into the corresponding word element of VRT.
Special Registers Altered:
SAT


### 5.9.1.5 Vector Integer Sum-Across Instructions

## Vector Sum across Signed Word Saturate <br> VX-form

vsumsws VRT,VRA,VRB

| 4 | VRT | VRA | VRB |  | 1928 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  |  |  |

```
temp \leftarrow EXTS ((VRB) 96:127)
do i=0 to 127 by }3
    temp }\leftarrow temp +int EXTS((VRA) i:i+31
VRT
VRT 32:63}\leftarrow0x0000_0000
VRT
VRT 96:127 }\leftarrow\mathrm{ Clamp(temp, -2 31, 231-1)
```

The sum of the four signed-integer word elements in VRA is added to signed-integer word element 3 of VRB.

- If the intermediate result is greater than $2^{31}-1$ the result saturates to $2^{31}-1$.
- If the intermediate result is less than $-2^{31}$ the result saturates to $-2^{31}$.

The low-end 32 bits of the result are placed into word element 3 of VRT.

Word elements 0 to 2 of VRT are set to 0 .
Special Registers Altered:
SAT

## Vector Sum across Half Signed Word Saturate VX-form

vsum2sws VRT,VRA,VRB

| 4 | VRT | VRA | VRB |  | 1672 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 16 |  |  | 11 |  |  |

```
do i=0 to 127 by 64
    temp}\leftarrow\operatorname{EXTS}((VRB) i+32:i+63
    do j=0 to 63 by 32
        temp \leftarrow temp + int EXTS((VRA) i+j:i+j+31)
    VRT
```

Word elements 0 and 2 of VRT are set to 0 .
The sum of the signed-integer word elements 0 and 1 in VRA is added to the signed-integer word element in bits 32:63 of VRB.

- If the intermediate result is greater than $2^{31}-1$ the result saturates to $2^{31}-1$.
- If the intermediate result is less than $-2^{31}$ the result saturates to $-2^{31}$.

The low-order 32 bits of the result are placed into word element 1 of VRT.

The sum of signed-integer word elements 2 and 3 in VRA is added to the signed-integer word element in bits 96:127 of VRB.

- If the intermediate result is greater than $2^{31}-1$ the result saturates to $2^{31}-1$.
- If the intermediate result is less than $-2^{31}$ the result saturates to $-2^{31}$.

The low-order 32 bits of the result are placed into word element 3 of VRT.

Special Registers Altered:
SAT

## Vector Sum across Quarter Signed Byte Saturate VX-form

vsum4sbs VRT,VRA,VRB

| 4 | VRT | VRA | VRB |  | 1800 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | 11 |  |  |

```
do i=0 to 127 by 32
    temp }\leftarrow\operatorname{EXTS}((VRB\mp@subsup{)}{i:i+31}{}
    do j=0 to 31 by 8
```



```
    VRT
```

For each vector element i from 0 to 3 , do the following.
The sum of the four signed-integer byte elements contained in word element $i$ of VRA is added to signed-integer word element i in VRB.

- If the intermediate result is greater than $2^{31}-1$ the result saturates to $2^{31}-1$.
- If the intermediate result is less than $-2^{31}$ the result saturates to $-2^{31}$.

The low-order 32 bits of the result are placed into word element i of VRT.

## Special Registers Altered:

 SAT
## Vector Sum across Quarter Unsigned Byte Saturate <br> VX-form

vsum4ubs VRT,VRA,VRB

| 4 | VRT | VRA | VRB |  | 1544 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | 11 |  |  |

```
do i=0 to 127 by }3
    temp }\leftarrow\operatorname{EXTZ ((VRB) i:i+31)
    do j=0 to 31 by }
        temp }\leftarrow temp + int EXTZ ((VRA) i+j:i+j+7
    VRT
```

For each vector element i from 0 to 3 , do the following.
The sum of the four unsigned-integer byte elements contained in word element $i$ of VRA is added to unsigned-integer word element i in VRB.

- If the intermediate result is greater than $2^{32}-1$ it saturates to $2^{32}-1$.

The low-order 32 bits of the result are placed into word element i of VRT.
Special Registers Altered:
SAT

## Vector Sum across Quarter Signed Halfword Saturate <br> VX-form

vsum4shs VRT,VRA,VRB

| 4 | VRT | VRA | VRB |  | 1608 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 616 |  |  |  |  |

```
do i=0 to 127 by 32
    temp }\leftarrow\operatorname{EXTS}((VRB\mp@subsup{)}{i:i+31}{}
    do j=0 to 31 by 16
        temp }\leftarrow\mp@subsup{t}{\mathrm{ temp + +int }}{}\operatorname{EXTS}((VRA) i+j:i+j+15
    VRT
```

For each vector element i from 0 to 3 , do the following.
The sum of the two signed-integer halfword elements contained in word element $i$ of VRA is added to signed-integer word element $i$ in VRB.

- If the intermediate result is greater than $2^{31}-1$ the result saturates to $2^{31}-1$.
- If the intermediate result is less than $-2^{31}$ the result saturates to $-2^{31}$.

The low-order 32 bits of the result are placed into the corresponding word element of VRT.

## Special Registers Altered:

SAT

### 5.9.1.6 Vector Integer Average Instructions

## Vector Average Signed Byte

VX-form

| 4 | VRT | VRA | VRB |  | 1282 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 16 |  |  |  |  |  |

```
do i=0 to 127 by 8
    aop \leftarrow EXTS((VRA) i:i+7 )
    bop \leftarrow EXTS ((VRB) i:i+7 )
    VRT}\mp@subsup{\mp@code{i:i+7}}{*}{*Chop(( aop + +int bop + +int 1 ) >> 1, 8)
```

For each vector element ifrom 0 to 15, do the following.
Signed-integer byte element $i$ in VRA is added to signed-integer byte element $i$ in VRB. The sum is incremented by 1 and then shifted right 1 bit.

The low-order 8 bits of the result are placed into byte element $i$ of VRT.

## Special Registers Altered:

None

## Vector Average Signed Word VX-form

vavgsw VRT,VRA,VRB

| 4 | VRT | VRA | VRB |  | 1410 |
| :---: | :---: | :---: | :---: | :---: | :---: |

## Vector Average Signed Halfword VX-form

```
```

do i=0 to 127 by }3

```
```

do i=0 to 127 by }3
aop }\leftarrow\operatorname{EXTS}((VRA) i:i+31
aop }\leftarrow\operatorname{EXTS}((VRA) i:i+31
bop }\leftarrow\operatorname{EXTS}((VRB)\mp@subsup{)}{i:i+31}{\prime}
bop }\leftarrow\operatorname{EXTS}((VRB)\mp@subsup{)}{i:i+31}{\prime}
VRT}\mp@subsup{i}{:i+31}{*}\leftarrowChop(( aop + +int bop + +int 1 ) >> 1, 32

```
```

    VRT}\mp@subsup{i}{:i+31}{*}\leftarrowChop(( aop + +int bop + +int 1 ) >> 1, 32
    ```
```

For each vector element $i$ from 0 to 3 , do the following.
Signed-integer word element $i$ in VRA is added to signed-integer word element $i$ in VRB. The sum is incremented by 1 and then shifted right 1 bit.

The low-order 32 bits of the result are placed into word element $i$ of VRT.
Special Registers Altered:
None

| 4 | VRT | VRA | VRB | 1346 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | 11 |  |  |  |

For each vector element ifrom 0 to 7 , do the following.
Signed-integer halfword element $i$ in VRA is added to signed-integer halfword element $i$ in VRB. The sum is incremented by 1 and then shifted right 1 bit.
The low-order 16 bits of the result are placed into halfword element $i$ of VRT.

## Special Registers Altered:

None
vavgsh VRT,VRA,VRB

```
do i=0 to 127 by 16
```

do i=0 to 127 by 16
aop }\leftarrow\operatorname{EXTS((VRA) i:i+15)
aop }\leftarrow\operatorname{EXTS((VRA) i:i+15)
bop \leftarrow EXTS((VRB) i:i+15)
bop \leftarrow EXTS((VRB) i:i+15)
VRT}\mp@subsup{\mp@code{i:i+15}}{*}{~Chop(( aop + +int bop + +int 1 ) >> 1, 16)

```
    VRT}\mp@subsup{\mp@code{i:i+15}}{*}{~Chop(( aop + +int bop + +int 1 ) >> 1, 16)
```

Non

## Vector Average Unsigned Byte <br> VX-form

vavgub VRT,VRA,VRB

| 4 | VRT | VRA | VRB |  | 1026 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | 11 |  |  |

```
do \(\mathrm{i}=0\) to 127 by 8
    aop \(\leftarrow \operatorname{EXTZ}\left((\text { VRA })_{i: i+7}\right)\)
    bop \(\leftarrow \operatorname{EXTZ}\left((\mathrm{VRB})_{i: i+7}\right.\)
    \(\operatorname{VRT}_{i: i+7} \leftarrow \operatorname{Chop}\left(\left(\right.\right.\) aop \(+_{\text {int }}\) bop \(\left.\left.+_{\text {int }} 1\right) \gg_{\text {ui }} 1,8\right)\)
```

For each vector element ifrom 0 to 15, do the following.
Unsigned-integer byte element $i$ in VRA is added to unsigned-integer byte element $i$ in VRB. The sum is incremented by 1 and then shifted right 1 bit.

The low-order 8 bits of the result are placed into byte element $i$ of VRT.

## Special Registers Altered:

 None
## Vector Average Unsigned Word VX-form

vavguw VRT,VRA,VRB

| 4 | VRT | VRA | VRB |  | 1154 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  |  |  |  |

Unsigned-integer word element $i$ in VRA is added to unsigned-integer word element $i$ in VRB. The sum is incremented by 1 and then shifted right 1 bit.

The low-order 32 bits of the result are placed into word element $i$ of VRT.

## Special Registers Altered:

None

For each vector element $i$ from 0 to 3 , do the following.

```
do i=0 to 127 by 32
```

do i=0 to 127 by 32
aop}\leftarrow\operatorname{EXTZ}((VRA) i:i+31
aop}\leftarrow\operatorname{EXTZ}((VRA) i:i+31
bop }\leftarrow\operatorname{EXTZ ((VRB) i:i+31)
bop }\leftarrow\operatorname{EXTZ ((VRB) i:i+31)
VRT}\mp@subsup{\mp@code{i:i+31}}{\leftarrowChop((aop + +int bop + +int 1) >> (ui 1, 32)}{

```
    VRT}\mp@subsup{\mp@code{i:i+31}}{\leftarrowChop((aop + +int bop + +int 1) >> (ui 1, 32)}{
```


## Vector Average Unsigned Halfword

 VX-formvavguh VRT,VRA,VRB

| 4 | VRT | VRA | VRB |  | 1090 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 616 |  |  |  |  |

```
do i=0 to 127 by 16
    aop }\leftarrow\operatorname{EXTZ((VRA) i:i+15)
    bop }\leftarrow\operatorname{EXTZ((VRB) i:i+15)
    VRT
```

For each vector element $i$ from 0 to 7, do the following.
Unsigned-integer halfword element $i$ in VRA is added to unsigned-integer halfword element $i$ in VRB. The sum is incremented by 1 and then shifted right 1 bit.

The low-order 16 bits of the result are placed into halfword element $i$ of VRT.

## Special Registers Altered:

None

### 5.9.1.7 Vector Integer Maximum and Minimum Instructions

## Vector Maximum Signed Byte

VX-form
vmaxsb VRT,VRA,VRB

| 4 | VRT | VRA | VRB |  | 258 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | 11 |  |  |

```
do i=0 to 127 by 8
    aop \leftarrow EXTS((VRA) i:i+7 )
    bop}\leftarrow\operatorname{EXTS}((VRB) i:i+7
    VRT
        ?(VRA)}\mp@subsup{i}{i:i+7}{}:(VRB) (i:i+7
```

For each vector element $i$ from 0 to 15, do the following.
Signed-integer byte element $i$ in VRA is compared to signed-integer byte element $i$ in VRB. The larger of the two values is placed into byte element $i$ of VRT.

## Special Registers Altered:

None

Vector Maximum Signed Word VX-form
vmaxsw VRT,VRA,VRB

| 4 | VRT | VRA | VRB | 386 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 61 |  |  |  |  |

For each vector element $i$ from 0 to 3 , do the following.
Signed-integer word element $i$ in VRA is compared
to signed-integer word element $i$ in VRB. The
Signed-integer word element $i$ in VRA is compared
to signed-integer word element $i$ in VRB. The larger of the two values is placed into word element $i$ of VRT.

Special Registers Altered:
None

```
do i=0 to 127 by 32
```

do i=0 to 127 by 32
aop }\leftarrow\operatorname{EXTS}((VRA) i:i+31
aop }\leftarrow\operatorname{EXTS}((VRA) i:i+31
bop }\leftarrow\operatorname{EXTS}((VRB) i:i+31
bop }\leftarrow\operatorname{EXTS}((VRB) i:i+31
VRT}\mp@subsup{\mp@code{i:i+31}}{}{~
VRT}\mp@subsup{\mp@code{i:i+31}}{}{~
? (VRA)

```
        ? (VRA)
```

Vector Maximum Signed Halfword
vmaxsh VRT,VRA,VRB

| 4 | VRT | VRA | VRB | 322 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | 11 |  |  |

For each vector element $i$ from 0 to 7 , do the following.
Signed-integer halfword element $i$ in VRA is compared to signed-integer halfword element $i$ in VRB. The larger of the two values is placed into halfword element $i$ of VRT.

Special Registers Altered:
None

## VX-form

```
do i=0 to 127 by 16
```

do i=0 to 127 by 16
aop }\leftarrow\operatorname{EXTS}((VRA) i:i+15
aop }\leftarrow\operatorname{EXTS}((VRA) i:i+15
bop }\leftarrow\operatorname{EXTS}((VRB\mp@subsup{)}{i:i+15}{
bop }\leftarrow\operatorname{EXTS}((VRB\mp@subsup{)}{i:i+15}{
VRT}\mp@subsup{\mp@code{i:i+15}}{}{~
VRT}\mp@subsup{\mp@code{i:i+15}}{}{~
? (VRA) i:i+15 : (VRB) i:i+15

```
        ? (VRA) i:i+15 : (VRB) i:i+15
```


## Vector Maximum Unsigned Byte VX-form

vmaxub VRT,VRA,VRB


## do $i=0$ to 127 by 8

aop $\leftarrow \operatorname{EXTZ}\left((\mathrm{VRA})_{i: i+7}\right)$
bop $\leftarrow \operatorname{EXTZ}\left((\mathrm{VRB})_{i: i+7}\right)$
$\operatorname{VRT}_{i: i+7} \leftarrow\left(\right.$ aop $>_{\text {ui }}$ bop) $?(V R A)_{i: i+7}:(V R B)_{i: i+7}$
For each vector element ifrom 0 to 15 , do the following.
Unsigned-integer byte element $i$ in VRA is compared to unsigned-integer byte element $i$ in VRB. The larger of the two values is placed into byte element $i$ of VRT.

## Special Registers Altered:

None

## Vector Maximum Unsigned Word VX-form

vmaxuw VRT,VRA,VRB

| 4 | VRT | VRA | VRB |  | 130 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | 11 |  |  |

For each vector element $i$ from 0 to 3 , do the following.
Unsigned-integer word element $i$ in VRA is compared to unsigned-integer word element $i$ in VRB. The larger of the two values is placed into word element $i$ of VRT.

## Special Registers Altered:

None

```
do i=0 to 127 by 32
```

do i=0 to 127 by 32
aop }\leftarrow\operatorname{EXTZ((VRA) i:i+31)
aop }\leftarrow\operatorname{EXTZ((VRA) i:i+31)
bop}\leftarrow\operatorname{EXTZ}((VRB) i:i+31
bop}\leftarrow\operatorname{EXTZ}((VRB) i:i+31
VRT
VRT
? (VRA) i:i+31 : (VRB) i:i+31

```
        ? (VRA) i:i+31 : (VRB) i:i+31
```


## Vector Maximum Unsigned Halfword

 VX-form| vmaxuh VRT,VRA,VRB |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 4 | ${ }_{6}$ VRT | ${ }_{11}$ VRA | ${ }_{16}$ VRB | 21 | 66 |

For each vector element $i$ from 0 to 7 , do the following.
Unsigned-integer halfword element $i$ in VRA is compared to unsigned-integer halfword element $i$ in VRB. The larger of the two values is placed into halfword element $i$ of VRT.
Special Registers Altered:
None
VX-form

```
do i=0 to 127 by 16
```

do i=0 to 127 by 16
aop }\leftarrow\operatorname{EXTZ ((VRA) i:i+15)
aop }\leftarrow\operatorname{EXTZ ((VRA) i:i+15)
bop }\leftarrow\operatorname{EXTZ}((VRB) i:i+15
bop }\leftarrow\operatorname{EXTZ}((VRB) i:i+15
VRT
VRT
?(VRA) i:i+15 : (VRB) i:i+15

```
        ?(VRA) i:i+15 : (VRB) i:i+15
```

正

## Vector Minimum Signed Byte <br> VX-form

vminsb VRT,VRA,VRB

| 4 | VRT | VRA | VRB |  | 770 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 611 |  |  |  |  |

do $i=0$ to 127 by 8
aop $\leftarrow \operatorname{EXTS}\left((\text { VRA })_{i: i+7}\right)$
bop $\leftarrow \operatorname{EXTS}\left((\mathrm{VRB})_{i: i+7}\right)$
$\mathrm{VRT}_{i: i+7} \leftarrow\left(\right.$ aop $<_{\text {si }}$ bop) $?(\text { VRA })_{i: i+7}:(V R B)_{i: i+7}$
For each vector element $i$ from 0 to 15, do the following.
Signed-integer byte element $i$ in VRA is compared to signed-integer byte element $i$ in VRB. The smaller of the two values is placed into byte element $i$ of VRT.

## Special Registers Altered:

None

## Vector Minimum Signed Word

VX-form
vminsw VRT,VRA,VRB

| 4 | VRT | VRA | VRB | 898 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 61 |  |  |  |  |

```
do i=0 to 127 by 32
    aop }\leftarrow\operatorname{EXTS}((VRA) i:i+31
    bop }\leftarrow\operatorname{EXTS}((VRB) i:i+31
    VRT
        ? (VRA) i:i+31 : (VRB) i:i+31
```

For each vector element $i$ from 0 to 3 , do the following.
Signed-integer word element $i$ in VRA is compared to signed-integer word element $i$ in VRB. The smaller of the two values is placed into word element $i$ of VRT.

Special Registers Altered:
None

## Vector Minimum Signed Halfword

VX-form
vminsh VRT,VRA,VRB

| 4 | VRT | VRA | VRB |  | 834 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  |  |

```
do i=0 to 127 by 16
    aop }\leftarrow\operatorname{EXTS}((VRA) i:i+15
    bop \leftarrow EXTS((VRB) i:i+15)
    VRT
        ? (VRA) i:i+15 : (VRB) i:i+15
```

For each vector element $i$ from 0 to 7 , do the following.
Signed-integer halfword element $i$ in VRA is compared to signed-integer halfword element $i$ in VRB. The smaller of the two values is placed into halfword element $i$ of VRT.
Special Registers Altered:
None

## Vector Minimum Unsigned Byte VX-form

vminub VRT,VRA,VRB

| 4 | VRT | VRA | VRB | 514 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 11 | 16 | 21 |  | 31 |

## do $i=0$ to 127 by 8

aop $\leftarrow \operatorname{EXTZ}\left((\mathrm{VRA})_{i: i+7}\right)$
bop $\leftarrow \operatorname{EXTZ}\left((\mathrm{VRB})_{i: i+7}\right.$
$\operatorname{VRT}_{i: i+7} \leftarrow\left(\right.$ aop $<_{\text {ui }}$ bop $)$
? (VRA) ${ }_{i: i+7}:(V R B)_{i: i+7}$
For each vector element ifrom 0 to 15, do the following.
Unsigned-integer byte element $i$ in VRA is compared to unsigned-integer byte element $i$ in VRB. The smaller of the two values is placed into byte element $i$ of VRT.

Special Registers Altered:
None

## Vector Minimum Unsigned Word VX-form

vminuw VRT,VRA,VRB

| 4 | VRT | VRA | VRB |  | 642 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 16 |  |  |  |  |  |

```
do i=0 to 127 by 32
    aop \leftarrow EXTZ((VRA) i:i+31)
    bop \leftarrow EXTZ ((VRB) i:i+31)
    VRT
        ? (VRA) i:i+31 : (VRB) i:i+31
```

For each vector element $i$ from 0 to 3 , do the following.
Unsigned-integer word element $i$ in VRA is compared to unsigned-integer word element $i$ in VRB. The smaller of the two values is placed into word element $i$ of VRT.

## Special Registers Altered:

None

## Vector Minimum Unsigned Halfword

VX-form
vminuh VRT,VRA,VRB

| 4 | VRT | VRA | VRB | 578 |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  |  |

```
do i=0 to 127 by 16
    aop \leftarrow EXTZ ((VRA) i:i+15)
    bop \leftarrow EXTZ ((VRB) i:i+15)
    VRT i:i+15
        ?(VRA) i:i+15 : (VRB) i:i+15
```

For each vector element $i$ from 0 to 7 , do the following.
Unsigned-integer halfword element $i$ in VRA is compared to unsigned-integer halfword element $i$ in VRB. The smaller of the two values is placed into halfword element $i$ of VRT.
Special Registers Altered:
None

### 5.9.2 Vector Integer Compare Instructions

The Vector Integer Compare instructions compare two Vector Registers element by element, interpreting the elements as unsigned or signed-integers depending on the instruction, and set the corresponding element of the target Vector Register to all 1s if the relation being tested is true and to all 0 s if the relation being tested is false.

If Rc=1 CR Field 6 is set to reflect the result of the comparison, as follows.

## Bit Description

0 The relation is true for all element pairs (i.e., VRT is set to all 1s)

10
2 The relation is false for all element pairs (i.e., VRT is set to all 0s)

30

## Programming Note

vcmpequb[.], vcmpequh[.] and vcmpequw[.] can be used for unsigned or signed-integers.

| Vector Compare Equal To Unsigned <br> Halfword |  |
| :--- | ---: |
| VC-form |  |
| vcmpequh |  |
| vcmpequh. VRT,VRA,VRB | $(\mathrm{Rc}=0)$ |
|  | $(\mathrm{Rc}=1)$ |


| 4 | VRT | VRA | VRB | Rc <br> 0 | 70 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 21 |  |  |  |  |  |  |

$$
\begin{aligned}
& \text { do } \mathrm{i}=0 \text { to } 127 \text { by } 16 \\
& \operatorname{VRT}_{i: i+15} \leftarrow\left((\mathrm{VRA})_{i: i+15}=_{\text {int }}(\mathrm{VRB})_{i: i+15}\right) \quad{ }^{16} 1:{ }^{16} 0 \\
& \text { if } \mathrm{Rc}=1 \text { then do } \\
& \mathrm{t} \leftarrow\left(\mathrm{VRT}={ }^{128} 1\right) \\
& \mathrm{f} \leftarrow\left(\mathrm{VRT}={ }^{128} 0\right) \\
& \text { CR6 } \leftarrow \mathrm{t}\|\mathrm{Ob0}|\mid \mathrm{f} \| \mathrm{Ob0}
\end{aligned}
$$

For each vector element $i$ from 0 to 7 , do the following.
Unsigned-integer halfword element $i$ in VRA is compared to unsigned-integer halfword element element $i$ in VRB. Halfword element $i$ in VRT is set to all 1s if unsigned-integer halfword element $i$ in VRA is equal to unsigned-integer halfword element $i$ in VRB, and is set to all Os otherwise.
Special Registers Altered:
CR6
(if $\mathrm{Rc}=1$ )
Vector Compare Equal To Unsigned Word
VC-form

For each vector element $i$ from 0 to 3 , do the following.
Unsigned-integer word element $i$ in VRA is compared to unsigned-integer word element $i$ in VRB. Word element $i$ in VRT is set to all 1s if unsigned-integer word element $i$ in VRA is equal to unsigned-integer word element $i$ in VRB, and is set to all Os otherwise.

## Special Registers Altered:

CR6
(if $\mathrm{Rc}=1$ )

\section*{Vector Compare Greater Than Signed Halfword VC-form <br> | vcmpgtsh | VRT,VRA,VRB | $(\mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| vcmpgtsh. | VRT,VRA,VRB | $(\mathrm{Rc}=1)$ |}


| 4 | VRT | VRA | VRB | Rc <br> 21 | 838 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  |  |  |  |  |  |

$$
\begin{aligned}
& \text { do } i=0 \text { to } 127 \text { by } 16 \\
& \operatorname{VRT}_{i: i+15} \leftarrow\left((\mathrm{VRA})_{i: i+15}>_{s i}(\mathrm{VRB})_{i: i+15}\right) \quad{ }^{16} 1:{ }^{16} 0 \\
& \text { if } \mathrm{Rc}=1 \text { then do } \\
& t \leftarrow\left(\mathrm{VRT}={ }^{128}{ }^{1}\right) \\
& \mathrm{f} \leftarrow\left(\mathrm{VRT}={ }^{128} 0\right) \\
& \mathrm{CR} 6 \leftarrow \mathrm{t}\|\mathrm{Ob} 0|\mid \mathrm{f} \| \mathrm{O} 0 \mathrm{bO}
\end{aligned}
$$

For each vector element $i$ from 0 to 7 , do the following.
Signed-integer halfword element $i$ in VRA is compared to signed-integer halfword element $i$ in VRB. Halfword element $i$ in VRT is set to all 1s if signed-integer halfword element $i$ in VRA is greater than signed-integer halfword element $i$ in VRB, and is set to all 0 s otherwise.

## Special Registers Altered:

| $l$ |  |  |
| :--- | ---: | ---: |
| Vector Compare Greater Than Signed <br> Byte |  |  |
|  |  |  |
| VC-form |  |  |


| 4 | VRT | VRA | VRB | Rc <br> 21 | 774 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 |  |  |  |  |  |  |

$$
\begin{aligned}
& \text { do } i=0 \text { to } 127 \text { by } 8 \\
& \operatorname{VRT}_{i: i+7} \leftarrow\left((\mathrm{VRA})_{i: i+7}>_{\text {si }}(\mathrm{VRB})_{i: i+7}\right) \quad{ }^{8}{ }^{8}:{ }^{8} 0 \\
& \text { if } \mathrm{Rc}=1 \text { then do } \\
& \mathrm{t} \leftarrow\left(\mathrm{VRT}={ }^{1281} 1\right) \\
& \mathrm{f} \leftarrow\left(\mathrm{VRT}={ }^{128} 0\right) \\
& \mathrm{CR} 6 \leftarrow \mathrm{t}\|\mathrm{ObO}\| \mathrm{f} \| \mathrm{ObO}
\end{aligned}
$$

For each vector element ifrom 0 to 15, do the following.
Signed-integer byte element $i$ in VRA is compared to signed-integer byte element $i$ in VRB. Byte element $i$ in VRT is set to all 1s if signed-integer byte element $i$ in VRA is greater than to signed-integer byte element $i$ in VRB, and is set to all Os otherwise.

## Special Registers Altered:

CR6
(if $\mathrm{Rc}=1$ )

\section*{Vector Compare Greater Than Signed Word <br> | vcmpgtsw | VRT,VRA,VRB | $(\mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| vcmpgtsw. | VRT,VRA,VRB | $(\mathrm{Rc}=1)$ |}


| 4 | VRT | VRA | VRB | Rc <br> 21 | 902 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

```
do \(i=0\) to 127 by 32
    \(\operatorname{VRT}_{i: i+31} \leftarrow\left((\mathrm{VRA})_{i: i+31}>_{\text {si }}(\mathrm{VRB})_{i: i+31}\right) ?{ }^{32} 1:{ }^{32} 0\)
if \(\mathrm{Rc}=1\) then do
    \(t \leftarrow\left(\mathrm{VRT}={ }^{128} 1\right)\)
    \(\mathrm{f} \leftarrow\left(\mathrm{VRT}={ }^{128} 0\right)\)
    \(\mathrm{CR} 6 \leftarrow \mathrm{t}\|\mathrm{Ob} 0|\mid \mathrm{f} \| \mathrm{O} 0 \mathrm{bO}\)
```

For each vector element $i$ from 0 to 3 , do the following.
Signed-integer word element $i$ in VRA is compared to signed-integer word element $i$ in VRB. Word element $i$ in VRT is set to all 1s if signed-integer word element $i$ in VRA is greater than signed-integer word element $i$ in VRB, and is set to all Os otherwise.

Special Registers Altered:
CR6
(if $R c=1$ )

\section*{Vector Compare Greater Than Unsigned Byte VC-form <br> | vcmpgtub | VRT,VRA,VRB | $(R c=0)$ |
| :--- | :--- | :--- |
| vcmpgtub. | VRT,VRA,VRB | $(R c=1)$ |}


| 4 | VRT | VRA | VRB | Rc <br> 16 | 518 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 |  |  |  |  |  |  |

```
do i=0 to 127 by 8
    VRTi:i+7}\mp@code{\leftarrow((VRA) i:i+7 > >ui (VRB) i:i+7) ? ' }\mp@subsup{}{}{8}1:\mp@subsup{}{}{8}
if Rc=1 then do
    t}\leftarrow(VRT=\mp@subsup{}{}{128}1
    f}\leftarrow(\textrm{VRT}=\mp@subsup{}{}{128}0
    CR6 \leftarrow t | Ob0 || f || 0b0
```

For each vector element ifrom 0 to 15, do the following.
Unsigned-integer byte element $i$ in VRA is compared to unsigned-integer byte element $i$ in VRB. Byte element $i$ in VRT is set to all 1s if unsigned-integer byte element $i$ in VRA is greater than to unsigned-integer byte element $i$ in VRB, and is set to all Os otherwise.

Special Registers Altered: CR6
(if $\mathrm{Rc}=1$ )

Vector Compare Greater Than Unsigned Halfword

VC-form

| vcmpgtuh | VRT,VRA,VRB | $(R \mathrm{c}=0)$ |
| :--- | :--- | :--- |
| vcmpgtuh. | VRT,VRA,VRB | $(\mathrm{Rc}=1)$ |


| 4 | VRT | VRA | VRB | Rc <br> 21 | 582 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  |  |  |  |

```
do \(\mathrm{i}=0\) to 127 by 16
    \(\operatorname{VRT}_{i: i+15} \leftarrow\left((\mathrm{VRA})_{i: i+15}>_{\text {ui }}(\mathrm{VRB})_{i: i+15}\right) \quad{ }^{16} 1:{ }^{16} 0\)
if \(\mathrm{Rc}=1\) then do
    \(t \leftarrow\left(\mathrm{VRT}={ }^{128} 1\right)\)
    \(\mathrm{f} \leftarrow\left(\mathrm{VRT}={ }^{128} 0\right)\)
    CR6 \(\leftarrow \mathrm{t}\|\mathrm{ObO}|\mid \mathrm{f} \| \mathrm{ObO}\)
```

For each vector element $i$ from 0 to 7 , do the following.
Unsigned-integer halfword element $i$ in VRA is compared to unsigned-integer halfword element $i$ in VRB. Halfword element $i$ in VRT is set to all 1s if unsigned-integer halfword element $i$ in VRA is greater than to unsigned-integer halfword element $i$ in VRB, and is set to all Os otherwise.

## Special Registers Altered:

CR6
(if $\mathrm{Rc}=1$ )
Vector Compare Greater Than Unsigned Word

VC-form

| vcmpgtuw | VRT,VRA,VRB | $(\mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| vcmpgtuw. | VRT,VRA,VRB | $(\mathrm{Rc}=1)$ |



```
do i=0 to 127 by 32
    \(\operatorname{VRT}_{i: i+31} \leftarrow\left((\mathrm{VRA})_{i: i+31}>_{\text {ui }}(\mathrm{VRB})_{i: i+31}\right) \quad{ }^{32} 1:{ }^{32} 0\)
if \(\mathrm{Rc}=1\) then do
    \(t \leftarrow\left(\mathrm{VRT}={ }^{128} 1\right)\)
    \(\mathrm{f} \leftarrow\left(\mathrm{VRT}={ }^{128} 0\right)\)
    \(\mathrm{CR} 6 \leftarrow \mathrm{t}\|\mathrm{Ob} 0\| \mathrm{f} \| \mathrm{Ob} 0\)
```

For each vector element $i$ from 0 to 3 , do the following.
Unsigned-integer word element $i$ in VRA is compared to unsigned-integer word element $i$ in VRB. Word element $i$ in VRT is set to all 1 s if unsigned-integer word element $i$ in VRA is greater than to unsigned-integer word element $i$ in VRB, and is set to all Os otherwise.

## Special Registers Altered:

CR6
(if $\mathrm{Rc}=1$ )

### 5.9.3 Vector Logical Instructions

## Extended mnemonics for vector logical operations

Extended mnemonics are provided that use the Vector OR and Vector NOR instructions to copy the contents of one Vector Register to another, with and without complementing. These are shown as examples with the two instructions.

## Vector Move Register

Several vector instructions can be coded in a way such that they simply copy the contents of one Vector Register to another. An extended mnemonic is provided to convey the idea that no computation is being performed but merely data movement (from one register to another).
The following instruction copies the contents of register $V y$ to register $V x$.

$$
\text { vmr } V x, V y \quad \text { (equivalent to: } \quad \text { vor } V x, V y, V y \text { ) }
$$

## Vector Complement Register

The Vector NOR instruction can be coded in a way such that it complements the contents of one Vector Register and places the result into another Vector Register. An extended mnemonic is provided that allows this operation to be coded easily.
The following instruction complements the contents of register Vy and places the result into register Vx.
vnot $V x, V y$ (equivalent to: vnor $V x, V y, V y$ )

## Vector Logical AND

VX-form
vand VRT,VRA,VRB

| 4 | VRT | VRA | VRB |  | 1028 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  |  |

VRT $\leftarrow$ (VRA) \& (VRB)
The contents of VRA are ANDed with the contents of VRB and the result is placed into VRT.

## Special Registers Altered:

None

Vector Logical AND with Complement VX-form
vandc VRT,VRA,VRB

| 4 | VRT | VRA | VRB |  | 1092 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | 11 |  |  |

VRT $\leftarrow$ (VRA) \& $\urcorner$ (VRB)
The contents of VRA are ANDed with the complement of the contents of VRB and the result is placed into VRT.
Special Registers Altered:
None
Vector Logical NOR
VX-form
vnor VRT,VRA,VRB

| 4 | VRT | VRA | VRB |  | 1284 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 61 |  |  |  |  |

VRT $\leftarrow \neg($ (VRA) \| (VRB) )
The contents of VRA are ORed with the contents of VRB and the complemented result is placed into VRT.

## Special Registers Altered:

None
Vector Logical OR
VX-form
vor VRT,VRA,VRB

| 4 | VRT | VRA | VRB | 1156 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  |  |

VRT $\leftarrow$ (VRA) \| (VRB)
The contents of VRA are ORed with the contents of VRB and the result is placed into VRT.
Special Registers Altered:
None
Vector Logical XOR
VX-form
vxor VRT,VRA,VRB

| 4 | VRT | VRA | VRB | 1220 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 |  |  |

VRT $\leftarrow(V R A) \oplus(V R B)$
The contents of VRA are XORed with the contents of VRB and the result is placed into VRT.

## Special Registers Altered:

None

### 5.9.4 Vector Integer Rotate and Shift Instructions



For each vector element $i$ from 0 to 15, do the following.
Byte element $i$ in VRA is rotated left by the number of bits specified in the low-order 3 bits of the corresponding byte element $i$ in VRB.

The result is placed into byte element $i$ in VRT.

## Special Registers Altered:

None

## Vector Rotate Left Word <br> VX-form

vrlw VRT,VRA,VRB


```
do i=0 to 127 by 32
    sh}\leftarrow(VRB\mp@subsup{)}{i+27:i+31}{
    VRTi:i+31
```

For each vector element $i$ from 0 to 3 , do the following.
Word element $i$ in VRA is rotated left by the number of bits specified in the low-order 5 bits of the corresponding word element $i$ in VRB.

The result is placed into word element $i$ in VRT.
Special Registers Altered:
None

## Vector Shift Left Byte

VX-form
vslb VRT,VRA,VRB

| 4 | VRT | VRA | VRB | 260 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  |  |  |  |

```
do i=0 to 127 by 8
    sh}\leftarrow(\textrm{VRB}\mp@subsup{)}{i+5:i+7}{
    VRT
```

For each vector element ifrom 0 to 15, do the following.
Byte element $i$ in VRA is shifted left by the number of bits specified in the low-order 3 bits of byte element $i$ in VRB.

- Bits shifted out of bit 0 are lost.
- Zeros are supplied to the vacated bits on the right.
The result is placed into byte element $i$ of VRT.
Special Registers Altered:
None


## Vector Shift Left Word <br> VX-form

vslw VRT,VRA,VRB

| 4 | VRT | VRA | VRB | 388 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  |  |  |  |

For each vector element $i$ from 0 to 3 , do the following.
Word element $i$ in VRA is shifted left by the number
of bits specified in the low-order 5 bits of word ele-
Word element $i$ in VRA is shifted left by the number
of bits specified in the low-order 5 bits of word element $i$ in VRB.

- Bits shifted out of bit 0 are lost.
- Zeros are supplied to the vacated bits on the right.
The result is placed into word element $i$ of VRT.
Special Registers Altered:
None

```
do i=0 to 127 by 32
```

do i=0 to 127 by 32
sh}\leftarrow(VRB\mp@subsup{)}{i+27:i+31}{i
sh}\leftarrow(VRB\mp@subsup{)}{i+27:i+31}{i
VRT i:i+31

```
    VRT i:i+31
```

Vector Shift Left Halfword
VX-form
vslh VRT,VRA,VRB

| 4 | VRT | VRA | VRB |  | 324 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 11 |  |  |  |

> do $i=0$ to 127 by 16
> $\quad \operatorname{sh}^{\leftarrow(\text { VRB })_{i+12: i+15}}$
> $\operatorname{VRT}_{i: i+15}^{\leftarrow}\left(\right.$ VRA $^{2}: i+15 \ll$ sh

For each vector element $i$ from 0 to 7 , do the following.
Halfword element $i$ in VRA is shifted left by the number of bits specified in the low-order 4 bits of halfword element $i$ in VRB.

- Bits shifted out of bit 0 are lost.
- Zeros are supplied to the vacated bits on the right.
The result is placed into halfword element $i$ of VRT.
Special Registers Altered:
None


## Vector Shift Right Byte

VX-form
vsrb VRT,VRA,VRB

| 4 | VRT | VRA | VRB | 516 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 |  | 11 |  |  |

```
do i=0 to 127 by 8
    sh}\leftarrow(VRB\mp@subsup{)}{i+5:i+7}{
    VRT
```

For each vector element ifrom 0 to 15, do the following.
Byte element $i$ in VRA is shifted right by the number of bits specified in the low-order 3 bits of byte element $i$ in VRB. Bits shifted out of the least-significant bit are lost. Zeros are supplied to the vacated bits on the left. The result is placed into byte element $i$ of VRT.

## Special Registers Altered:

None

## Vector Shift Right Word <br> VX-form

vsrw VRT,VRA,VRB

| 4 | VRT | VRA | VRB |  | 644 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  |  |  |

do i=0 to 127 by 32
$s h \leftarrow(V R B)_{i+27: i+31}$
$\mathrm{VRT}_{i: i+31} \leftarrow(\mathrm{VRA})_{i: i+31} \gg_{u i}$ sh
For each vector element $i$ from 0 to 3 , do the following.
Word element $i$ in VRA is shifted right by the number of bits specified in the low-order 5 bits of word element $i$ in VRB. Bits shifted out of the least-significant bit are lost. Zeros are supplied to the vacated bits on the left. The result is placed into word element $i$ of VRT.

## Special Registers Altered:

None

Vector Shift Right Halfword
VX-form
vsrh VRT,VRA,VRB

| 4 | VRT | VRA | VRB | 580 |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 61 |  |  |  |

```
do i=0 to 127 by 16
    sh}\leftarrow(VRB\mp@subsup{)}{i+12:i+15}{
    VRT}\mp@subsup{\mp@code{i:i+15}}{}{\leftarrow
```

For each vector element $i$ from 0 to 7 , do the following.
Halfword element $i$ in VRA is shifted right by the number of bits specified in the low-order 4 bits of halfword element $i$ in VRB. Bits shifted out of the least-significant bit are lost. Zeros are supplied to the vacated bits on the left. The result is placed into halfword element $i$ of VRT.

## Special Registers Altered:

None

## Vector Shift Right Algebraic Byte

VX-form
vsrab

| 4 | VRT,VRA,VRB |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | VRT | VRA | VRB |  |
| 11 | 772 |  |  |  |  |

```
do i=0 to 127 by 8
    sh}\leftarrow(VRB\mp@subsup{)}{i+5:i+7}{
    VRT i:i+7}\mp@code{\leftarrow (VRA) i:i+7 >> si sh
```

For each vector element $i$ from 0 to 15, do the following. Byte element $i$ in VRA is shifted right by the number of bits specified in the low-order 3 bits of the corresponding byte element $i$ in VRB. Bits shifted out of bit 7 of the byte element are lost. Bit 0 of the byte element is replicated to fill the vacated bits on the left. The result is placed into byte element $i$ of VRT.

## Special Registers Altered:

None

## Vector Shift Right Algebraic Word

VX-form
vsraw VRT,VRA,VRB

| 4 | VRT | VRA | VRB |  | 900 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  |  |

```
do i=0 to 127 by 32
    sh}\leftarrow(\mathrm{ VRB )
    VRT
```

For each vector element $i$ from 0 to 3 , do the following.
Word element $i$ in VRA is shifted right by the number of bits specified in the low-order 5 bits of the corresponding word element $i$ in VRB. Bits shifted out of bit 31 of the word are lost. Bit 0 of the word is replicated to fill the vacated bits on the left. The result is placed into word element $i$ of VRT.

## Special Registers Altered:

None

## Vector Shift Right Algebraic Halfword

 VX-formvsrah VRT,VRA,VRB

| 4 | VRT | VRA | VRB | 836 |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  |  |

```
do i=0 to 127 by 16
    sh}\leftarrow(\mathrm{ VRB )
    VRT
```

For each vector element $i$ from 0 to 7 , do the following.
Halfword element $i$ in VRA is shifted right by the number of bits specified in the low-order 4 bits of the corresponding halfword element $i$ in VRB. Bits shifted out of bit 15 of the halfword are lost. Bit 0 of the halfword is replicated to fill the vacated bits on the left. The result is placed into halfword element $i$ of VRT.
Special Registers Altered:
None

### 5.10 Vector Floating-Point Instruction Set

### 5.10.1 Vector Floating-Point Arithmetic Instructions

Vector Add Single-Precision VX-form
vaddfp VRT,VRA,VRB

| 4 | VRT | VRA | VRB |  | 10 | ${ }_{11}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

do $\mathrm{i}=0$ to 127 by 32
$\operatorname{VRT}_{i: i+31} \leftarrow$
RoundToNearSP ((VRA) $\left.i_{i: i+31}+_{f p}(V R B)_{i: i+31}\right)$
For each vector element $i$ from 0 to 3 , do the following.
Single-precision floating-point element $i$ in VRA is added to single-precision floating-point element $i$ in VRB. The intermediate result is rounded to the nearest single-precision floating-point number and placed into word element $i$ of VRT.
Special Registers Altered:
None

Vector Subtract Single-Precision VX-form
vsubfp VRT,VRA,VRB

| 4 | VRT | VRA | VRB |  | 74 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 61 |  |  |  |  |

do $i=0$ to 127 by 32
$\operatorname{VRT}_{i: i+31} \leftarrow$
RoundToNearSP((VRA) $\left.i: i+31 \overline{f p}(V R B)_{i: i+31}\right)$
For each vector element $i$ from 0 to 3 , do the following.
Single-precision floating-point element $i$ in VRB is subtracted from single-precision floating-point element $i$ in VRA. The intermediate result is rounded to the nearest single-precision floating-point number and placed into word element $i$ of VRT.

Special Registers Altered:
None

## Vector Multiply-Add Single-Precision

 VA-formvmaddfp VRT,VRA,VRC,VRB

| 4 | VRT | VRA | VRB | VRC | 46 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | 11 |  |  |  |

## do $i=0$ to 127 by 32

prod $\leftarrow$ (VRA $_{i: i+31} \times_{f p}(\text { VRC })_{i: i+31}$
$\operatorname{VRT}_{i: i+31} \leftarrow$ RoundToNearSP (prod $\left.+_{f p}(V R B)_{i: i+31}\right)$
For each vector element $i$ from 0 to 3 , do the following.
Single-precision floating-point element $i$ in VRA is multiplied by single-precision floating-point element $i$ in VRC. Single-precision floating-point element $i$ in VRB is added to the infinitely-precise product. The intermediate result is rounded to the nearest single-precision floating-point number and placed into word element $i$ of VRT.

## Special Registers Altered:

 None
## Programming Note

To use a multiply-add to perform an IEEE or Java compliant multiply, the addend must be -0.0. This is necessary to insure that the sign of a zero result will be correct when the product is $-0.0(+0.0+-0.0$ $\geq+0.0$, and $-0.0+-0.0 \geq-0.0)$. When the sign of a resulting 0.0 is not important, then +0.0 can be used as an addend which may, in some cases, avoid the need for a second register to hold a -0.0 in addition to the integer 0/floating-point +0.0 that may already be available.

## Vector Negative Multiply-Subtract Single-Precision <br> VA-form

vnmsubfp VRT,VRA,VRC,VRB

| 4 | VRT | VRA | VRB | VRC | 47 |  |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  |  |

```
do \(\mathrm{i}=0\) to 127 by 32
    \(\operatorname{prod}_{0: i n f} \leftarrow(\mathrm{VRA})_{i: i+31} \mathrm{x}_{\mathrm{fp}}(\mathrm{VRC})_{i: i+31}\)
    \(\mathrm{VRT}_{\mathrm{i}: \mathrm{i}+31} \leftarrow\)
        -RoundToNearSP (prod 0inf \(\left._{\text {inf }}-{ }_{\text {fp }}(\text { VRB })_{i: i+31}\right)\)
```

For each vector element $i$ from 0 to 3 , do the following.
Single-precision floating-point element $i$ in VRA is multiplied by single-precision floating-point element $i$ in VRC. Single-precision floating-point element $i$ in VRB is subtracted from the infinitely-precise product. The intermediate result is rounded to the nearest single-precision float-ing-point number, then negated and placed into word element $i$ of VRT.

## Special Registers Altered:

None

### 5.10.2 Vector Floating-Point Maximum and Minimum Instructions

## Vector Maximum Single-Precision

VX-form
vmaxfp VRT,VRA,VRB

| 4 | VRT | VRA | VRB |  | 1034 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 61 |  |  |  |  |

do $i=0$ to 127 by 32 $\mathrm{VRT}_{i: i+31} \leftarrow\left((\mathrm{VRA})_{i: i+31}>_{\mathrm{fp}}(\mathrm{VRB})_{i: i+31}\right)$
? (VRA) ${ }_{i: i+31}$ : (VRB) $i: i+31$
For each vector element $i$ from 0 to 3 , do the following.
Single-precision floating-point element $i$ in VRA is compared to single-precision floating-point element $i$ in VRB. The larger of the two values is placed into word element $i$ of VRT.

The maximum of +0 and -0 is +0 . The maximum of any value and a NaN is a QNaN .

Special Registers Altered:
None

Vector Minimum Single-Precision<br>VX-form

vminfp VRT,VRA,VRB

| 4 | VRT | VRA | VRB | 1098 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 |  |  |  |

```
do \(i=0\) to 127 by 32
    \(\mathrm{VRT}_{i: i+31} \leftarrow\left((\mathrm{VRA})_{i: i+31}<_{f p}(\mathrm{VRB})_{i: i+31}\right)\)
        ? (VRA) \(i: i+31\) : (VRB) \(i: i+31\)
```

For each vector element $i$ from 0 to 3 , do the following.
Single-precision floating-point element $i$ in VRA is compared to single-precision floating-point element $i$ in VRB. The smaller of the two values is placed into word element $i$ of VRT.

The minimum of +0 and -0 is -0 . The minimum of any value and a NaN is a QNaN .

## Special Registers Altered:

None

### 5.10.3 Vector Floating-Point Rounding and Conversion Instructions

See Appendix B, "Vector RTL Functions [Category: Vector]" on page 309, for RTL function descriptions.

## Vector Convert to Signed Fixed-Point Word Saturate VX-form

vctsxs

| 4 | VRT,VRB,UIM |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 6 | UIM | VRB |  | 970 |
| 16 |  |  |  |  |  |

```
do i=0 to 127 by 32
    VRT
```

            ConvertSPtoSXWsaturate ((VRB) i:i+31, UIM)
    For each vector element $i$ from 0 to 3 , do the following.
Single-precision floating-point word element $i$ in VRB is multiplied by $2^{\mathrm{UIM}}$. The product is converted to a 32-bit signed fixed-point integer using the rounding mode Round toward Zero.

- If the intermediate result is greater than $2^{31}-1$ the result saturates to $2^{31}-1$.
- If the intermediate result is less than - $2^{31}$ the result saturates to $-2^{31}$.

The result is placed into word element $i$ of VRT.
Special Registers Altered: SAT

## Extended Mnemonics:

Example of an extended mnemonics for Vector Convert to Signed Fixed-Point Word Saturate:

Extended:
Equivalent to:
vcfpsxws VRT,VRB,UIM vctsxs VRT,VRB,UIM

## Vector Convert to Unsigned Fixed-Point Word Saturate VX-form

vctuxs

| 4 | VRT,VRB,UIM |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | VRT | UIM | VRB |  |
| 16 | 906 |  |  |  |  |

```
do i=0 to 127 by 32
    VRT
```

ConvertSPtoUXWsaturate ((VRB) i:i , 31 , UIM)
For each vector element $i$ from 0 to 3 , do the following.
Single-precision floating-point word element $i$ in VRB is multiplied by $2^{\mathrm{UIM}}$. The product is converted to a 32-bit unsigned fixed-point integer using the rounding mode Round toward Zero.

- If the intermediate result is greater than $2^{32}-1$ the result saturates to $2^{32}-1$.
The result is placed into word element $i$ of VRT.


## Special Registers Altered:

SAT
Extended Mnemonics:
Example of an extended mnemonics for Vector Convert to Unsigned Fixed-Point Word Saturate:

```
Extended: Equivalent to:
```

vcfpuxws VRT,VRB,UIM vctuxs VRT,VRB,UIM

## Vector Convert from Signed Fixed-Point Word <br> VX-form

vcfsx VRT,VRB,UIM

| 4 | VRT | UIM | VRB | 842 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  |  |  |  |

```
do \(i=0\) to 127 by 32
    \(\operatorname{VRT}_{i: i+31} \leftarrow\)
    ConvertSXWtoSP ( (VRB) \(\left.)_{i: i+31}\right) \div_{f p} 2^{\text {UIM }}\)
```

For each vector element $i$ from 0 to 3 , do the following.
Signed fixed-point word element $i$ in VRB is converted to the nearest single-precision floating-point value. Each result is divided by $2^{\text {UII }}$ and placed into word element $i$ of VRT.
Special Registers Altered:
None

## Extended Mnemonics:

Examples of extended mnemonics for Vector Convert from Signed Fixed-Point Word

| Extended: | Equivalent to: |
| :--- | :--- |
| vcsxwfp | VRT,VRB,UIM |
| vcfsx | VRT,VRB,UIM |

## Vector Convert from Unsigned Fixed-Point Word

VX-form
vcfux VRT,VRB,UIM

| 4 | VRT | UIM | VRB | 778 |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 |  | 16 |  |

```
do \(i=0\) to 127 by 32
    \(\operatorname{VRT}_{i: i+31} \leftarrow\)
        ConvertUXWtoSP ( (VRB) \(\left.)_{i: i+31}\right) \doteqdot_{f p} 2^{\text {UIM }}\)
```

For each vector element $i$ from 0 to 3 , do the following.
Unsigned fixed-point word element $i$ in VRB is converted to the nearest single-precision floating-point value. The result is divided by $2^{\mathrm{UIM}}$ and placed into word element $i$ of VRT.

Special Registers Altered:
None

## Extended Mnemonics:

Examples of extended mnemonics for Vector Convert from Unsigned Fixed-Point Word

```
Extended:
vcuxwfp VRT,VRB,UIM vcfux VRT,VRB,UIM
```


## Vector Round to Single-Precision Integer toward -Infinity <br> $V X$-form

vrfim VRT,VRB

| 4 | VRT | III | VRB | 714 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  |  |  |  |

```
do i=0 to 127 by 32
    VRT 0:31}\leftarrow\leftarrow\mathrm{ RoundToSPIntFloor( (VRB) 0:31 )
```

For each vector element $i$ from 0 to 3 , do the following.
Single-precision floating-point element $i$ in VRB is rounded to a single-precision floating-point integer using the rounding mode Round toward -Infinity.

The result is placed into the corresponding word element $i$ of VRT.

Special Registers Altered:
None

## Programming Note

The Vector Convert To Fixed-Point Word instructions support only the rounding mode Round toward Zero. A floating-point number can be converted to a fixed-point integer using any of the other three rounding modes by executing the appropriate Vector Round to Floating-Point Integer instruction before the Vector Convert To Fixed-Point Word instruction.

## Programming Note

The fixed-point integers used by the Vector Convert instructions can be interpreted as consisting of 32-UIM integer bits followed by UIM fraction bits.

## Vector Round to Single-Precision Integer toward +Infinity VX-form

vrfip VRT,VRB

| 4 | VRT | I/I | VRB |  | 650 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | 11 |  |  |

```
do i=0 to 127 by 32
    VRT}0:31 \leftarrowRoundToSPIntCeil( (VRB) 0:31 ),
```

For each vector element $i$ from 0 to 3 , do the following.
Single-precision floating-point element $i$ in VRB is rounded to a single-precision floating-point integer using the rounding mode Round toward + Infinity.
The result is placed into the corresponding word element $i$ of VRT.

## Special Registers Altered:

None

Vector Round to Single-Precision Integer Nearest VX-form vrfin VRT,VRB

| 4 | VRT | I/I | VRB | 522 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | 11 |  |  |

do $\mathrm{i}=0$ to 127 by 32
$\mathrm{VRT}_{0: 31} \leftarrow$ RoundToSPIntNear ( (VRB) ${ }_{0: 31}$ )
For each vector element $i$ from 0 to 3 , do the following.
Single-precision floating-point element $i$ in VRB is rounded to a single-precision floating-point integer using the rounding mode Round to Nearest.

The result is placed into the corresponding word element $i$ of VRT.
Special Registers Altered:
None

## Vector Round to Single-Precision Integer toward Zero <br> VX-form

vrfiz VRT,VRB

| 4 | ${ }_{6}$ VRT |  | III | VRB | 586 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  |  | 16 |  |  |  |

```
do i=0 to 127 by 32
    VRT}0:31 \leftarrow RoundToSPIntTrunc( (VRB) 0:31 ),
```

For each vector element $i$ from 0 to 3 , do the following.
Single-precision floating-point element $i$ in VRB is rounded to a single-precision floating-point integer using the rounding mode Round toward Zero.
The result is placed into the corresponding word element $i$ of VRT.

## Special Registers Altered:

None

### 5.10.4 Vector Floating-Point Compare Instructions

The Vector Floating-Point Compare instructions compare two Vector Registers word element by word element, interpreting the elements as single-precision floating-point numbers. With the exception of the Vector Compare Bounds Floating-Point instruction, they set the target Vector Register, and CR Field 6 if $\mathrm{Rc}=1$, in the same manner as do the Vector Integer Compare instructions; see Section 5.9.2.

The Vector Compare Bounds Floating-Point instruction sets the target Vector Register, and CR Field 6 if Rc=1, to indicate whether the elements in VRA are within the bounds specified by the corresponding element in VRB, as explained in the instruction description. A single-precision floating-point value $x$ is said to be "within the bounds" specified by a single-precision floating-point value $y$ if $-\mathrm{y} \leq \mathrm{x} \leq \mathrm{y}$.

## Vector Compare Bounds Single-Precision

 VC-form| vcmpbfp | VRT,VRA,VRB | $(\mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| vcmpbfp. | VRT,VRA,VRB | $(\mathrm{Rc}=1)$ |


| 4 | VRT | VRA | VRB | Rc <br> 21 | 966 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  |  |  |  |  |

```
do i=0 to 127 by 32
    le}\leftarrow((VRA) i:i+31 \leq \leq fp (VRB) i:i+31 )
    ge}\leftarrow((VRA)\mp@subsup{)}{i:i+31}{}\mp@subsup{\geq}{\mathrm{ fp }}{}-(VRB\mp@subsup{)}{i:i+31}{}
```



```
if Rc=1 then do
    ib}\leftarrow(\textrm{VRT}=\mp@subsup{}{}{128}0
    CR6 \leftarrow 0b00 || ib || 0b0
```

For each vector element $i$ from 0 to 3, do the following.
Single-precision floating-point word element $i$ in VRA is compared to single-precision floating-point word element $i$ in VRB. A 2-bit value is formed that indicates whether the element in VRA is within the bounds specified by the element in VRB, as follows.

- Bit 0 of the 2 -bit value is set to 0 if the element in VRA is less than or equal to the element in VRB, and is set to 1 otherwise.
- Bit 1 of the 2 -bit value is set to 0 if the element in VRA is greater than or equal to the negation of the element in VRB, and is set to 1 otherwise.

The 2-bit value is placed into the high-order two bits of word element $i$ of VRT and the remaining bits of element $i$ are set to 0 .

If $R \mathrm{c}=1, \mathrm{CR}$ field 6 is set as follows.

## Bit Description

0 Set to 0
1 Set to 0
2 Set to indicate whether all four elements in VRA are within the bounds specified by the corresponding element in VRB, otherwise set to 0 .
3 Set to 0

## Programming Note

Each single-precision floating-point word element in VRB should be non-negative; if it is negative, the corresponding element in VRA will necessarily be out of bounds.

One exception to this is when the value of an element in VRB is -0.0 and the value of the corresponding element in VRA is either +0.0 or -0.0 . +0.0 and -0.0 compare equal to -0.0 .

## Vector Compare Equal To Single-Precision

## VC-form

| vcmpeqfp | VRT,VRA,VRB | $(R c=0)$ |
| :--- | :--- | :--- |
| vcmpeqfp. | VRT,VRA,VRB | $(R c=1)$ |


| 4 | VRT | VRA | VRB | Rc |  | 198 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 61 |  | 16 |  |  |  |

$$
\begin{aligned}
& \text { do } \mathrm{i}=0 \text { to } 127 \text { by } 32 \\
& \operatorname{VRT}_{i: i+31} \leftarrow\left((\mathrm{VRA})_{i: i+31}={ }_{f p}(\mathrm{VRB})_{i: i+31}\right) \text { ? }{ }^{32} 1:{ }^{32} 0 \\
& \text { if } \mathrm{Rc}=1 \text { then do } \\
& t \leftarrow\left(\text { VRT }={ }^{128} 1\right. \text { ) } \\
& \mathrm{f} \leftarrow\left(\mathrm{VRT}={ }^{128} 0\right) \\
& \text { CR6 } \leftarrow \mathrm{t}\|\mathrm{Ob0}|\mid \mathrm{f} \| \mathrm{Ob0}
\end{aligned}
$$

For each vector element $i$ from 0 to 3 , do the following.
Single-precision floating-point element $i$ in VRA is compared to single-precision floating-point element $i$ in VRB. Word element $i$ in VRT is set to all 1s if single-precision floating-point element $i$ in VRA is equal to single-precision floating-point element $i$ in VRB, and is set to all Os otherwise.

If the source element $i$ in VRA or the source element i in VRB is a NaN, VRT is set to all Os, indicating "not equal to". If the source element $i$ in VRA and the source element i in VRB are both infinity with the same sign, VRT is set to all 1 s , indicating "equal to".

## Special Registers Altered:

CR6
(if $\mathrm{Rc}=1$ )

## Special Registers Altered:

CR6
(if $\mathrm{Rc}=1$ )

\section*{Vector Compare Greater Than or Equal To Single-Precision VC-form <br> | vcmpgefp | VRT,VRA,VRB | $(\mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| vcmpgefp. | VRT,VRA,VRB | $(\mathrm{Rc}=1)$ |}


| 4 | VRT | VRA | VRB | Rc |  | 454 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | 11 |  |  |  |  |

```
do \(\mathrm{i}=0\) to 127 by 32
    \(\left.\operatorname{VRT}_{i: i+31} \leftarrow(\text { (VRA) })_{i: i+31} \geq_{\text {fp }}(\text { VRB })_{i: i+31}\right) \quad\) ? \({ }^{32} 1:{ }^{32} 0\)
if \(\mathrm{Rc}=1\) then do
    \(\mathrm{t} \leftarrow\left(\mathrm{VRT}={ }^{1281} 1\right)\)
    \(\mathrm{f} \leftarrow\left(\mathrm{VRT}={ }^{128} 0\right)\)
    CR6 \(\leftarrow \mathrm{t}\|\mathrm{ObO}|\mid \mathrm{f} \| \mathrm{ObO}\)
```

For each vector element $i$ from 0 to 3 , do the following.
Single-precision floating-point element $i$ in VRA is compared to single-precision floating-point element $i$ in VRB. Word element $i$ in VRT is set to all 1s if single-precision floating-point element $i$ in VRA is greater than or equal to single-precision floating-point element $i$ in VRB, and is set to all Os otherwise.
If the source element $i$ in VRA or the source element i in VRB is a NaN, VRT is set to all Os, indicating "not greater than or equal to". If the source element $i$ in VRA and the source element $i$ in VRB are both infinity with the same sign, VRT is set to all 1 s , indicating "greater than or equal to".
Special Registers Altered:
CR6
(if $\mathrm{Rc}=1$ )

Vector Compare Greater Than Single-Precision

VC-form

| vcmpgtfp | VRT,VRA,VRB | $(\mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| vcmpgtfp. | VRT,VRA,VRB | $(\mathrm{Rc}=1)$ |


| 4 | VRT | VRA | VRB | Rc <br> 21 | 710 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 |  |  |  |  |  |  |

```
do \(i=0\) to 127 by 32
    \(\mathrm{VRT}_{i: i+31}=\left((\mathrm{VRA})_{i: i+31}>_{\mathrm{fp}}(\mathrm{VRB})_{i: i+31}\right) \quad{ }^{32} 1:{ }^{32} 0\)
if \(\mathrm{RC}=1\) then do
    \(\mathrm{t} \leftarrow\left(\mathrm{VRT}={ }^{128} 1\right)\)
    \(\mathrm{f} \leftarrow\left(\mathrm{VRT}={ }^{128} 0\right)\)
    \(\mathrm{CR} 6 \leftarrow \mathrm{t}\|\mathrm{Ob} 0\| \mathrm{f} \| \mathrm{Ob} 0\)
```

For each vector element $i$ from 0 to 3 , do the following.
Single-precision floating-point element $i$ in VRA is compared to single-precision floating-point element $i$ in VRB. Word element $i$ in VRT is set to all 1s if single-precision floating-point element $i$ in VRA is greater than single-precision floating-point element $i$ in VRB, and is set to all Os otherwise.
If the source element $i$ in VRA or the source element i in VRB is a NaN, VRT is set to all Os, indicating "not greater than". If the source element $i$ in VRA and the source element i in VRB are both infinity with the same sign, VRT is set to all 0s, indicating "not greater than".
Special Registers Altered:
CR6
(if $\mathrm{Rc}=1$ )

### 5.10.5 Vector Floating-Point Estimate Instructions

## Vector 2 Raised to the Exponent Estimate Floating-Point VX-form

vexptefp VRT,VRB

| 4 | VRT | I/I | VRB | 394 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 611 |  |  |  |

```
do i=0 to 127 by 32
    VRTi:i+31
```

For each vector element $i$ from 0 to 3, do the following.
The single-precision floating-point estimate of 2 raised to the power of single-precision float-ing-point element $i$ in VRB is placed into word element $i$ of VRT.

Let $x$ be any single-precision floating-point input value. Unless $\mathrm{x}<-146$ or the single-precision floating-point result of computing 2 raised to the power x would be a zero, an infinity, or a QNaN, the estimate has a relative error in precision no greater than one part in 16. The most significant 12 bits of the estimate's significand are monotonic. An integral input value returns an integral value when the result is representable.

The result for various special cases of the source value is given below.

| Value | Result |
| :---: | :---: |
| - Infinity | +0 |
| -0 | +1 |
| +0 | +1 |
| + Infinity | + Infinity |
| NaN | QNaN |

## Special Registers Altered:

None

Vector Log Base 2 Estimate Floating-Point

VX-form
vlogefp VRT,VRB

| 4 | VRT |  | $/ / /$ | VRB | 458 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 | 11 |  | 21 |  |

```
do i=0 to 127 by 32
    VRT}\mp@subsup{\mp@code{i:i+31}}{}{~
```

For each vector element $i$ from 0 to 3, do the following.
The single-precision floating-point estimate of the base 2 logarithm of single-precision floating-point element $i$ in VRB is placed into the corresponding word element of VRT.

Let $x$ be any single-precision floating-point input value. Unless $|x-1|$ is less than or equal to 0.125 or the sin-gle-precision floating-point result of computing the base 2 logarithm of $x$ would be an infinity or a QNaN, the estimate has an absolute error in precision (absolute value of the difference between the estimate and the infinitely precise value) no greater than $2^{-5}$. Under the same conditions, the estimate has a relative error in precision no greater than one part in 8.

The most significant 12 bits of the estimate's significand are monotonic. The estimate is exact if $\mathrm{x}=2^{\mathrm{y}}$, where $y$ is an integer between -149 and +127 inclusive. Otherwise the value placed into the element of register VRT may vary between implementations, and between different executions on the same implementation.
The result for various special cases of the source value is given below.

| Value | Result |
| :---: | :---: |
| - Infinity | QNaN |
| $<0$ | QNaN |
| -0 | - Infinity |
| +0 | - Infinity |
| + Infinity | + Infinity |
| NaN | QNaN |

## Special Registers Altered: <br> None

## Vector Reciprocal Estimate Single-Precision

VX-form

## vrefp VRT,VRB

| 4 | VRT | III | VRB | 266 |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  |  |  |

## do $i=0$ to 127 by 32

$\mathrm{VRT}_{i: i+31} \leftarrow$ ReciprocalEstimateSP ( (VRB) ${ }_{i: i+31}$ )
For each vector element $i$ from 0 to 3 , do the following.
The single-precision floating-point estimate of the reciprocal of single-precision floating-point element $i$ in VRB is placed into word element $i$ of VRT.

Unless the single-precision floating-point result of computing the reciprocal of a value would be a zero, an infinity, or a QNaN, the estimate has a relative error in precision no greater than one part in 4096.

Note that results may vary between implementations, and between different executions on the same implementation.

The result for various special cases of the source value is given below.

| Value | Result |
| :---: | :---: |
| - Infinity | -0 |
| -0 | - Infinity |
| +0 | + Infinity |
| + Infinity | +0 |
| NaN | QNaN |

Special Registers Altered:
None

Vector Reciprocal Square Root Estimate Single-Precision

VX-form
vrsqrtefp VRT,VRB

| 4 | VRT | I/I | VRB | 330 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | 11 |  |  |

```
do i=0 to 127 by 32
    VRT
(VRB) i:i+31)
```

For each vector element $i$ from 0 to 3 , do the following.
The single-precision floating-point estimate of the reciprocal of the square root of single-precision floating-point element $i$ in VRB is placed into word element $i$ of VRT.
Let $x$ be any single-precision floating-point value. Unless the single-precision floating-point result of computing the reciprocal of the square root of $x$ would be a zero, an infinity, or a QNaN, the estimate has a relative error in precision no greater than one part in 4096.
Note that results may vary between implementations, and between different executions on the same implementation.
The result for various special cases of the source value is given below.

| Value | Result |
| :---: | :---: |
| - Infinity | QNaN |
| $<0$ | QNaN |
| -0 | - Infinity |
| +0 | + Infinity |
| + Infinity | +0 |
| NaN | QNaN |

Special Registers Altered:
None

### 5.11 Vector Status and Control Register Instructions

Move To Vector Status and Control
Register VX-form
mtvscr VRB

Move From Vector Status and Control Register

VX-form
mfvscr VRT

| 4 | VRT |  | III |  | 1540 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  |  | 31 |

VRT $\leftarrow{ }^{96} 0$ || (VSCR)
The contents of the VSCR are placed into word element 3 of VRT.

The remaining word elements in VRT are set to 0 .
Special Registers Altered:
None

# Chapter 6. Signal Processing Engine (SPE) [Category: Signal Processing Engine] 

6.1 Overview. . . . . . . . . . . . . . . . . . . 201
6.2 Nomenclature and Conventions . . 201
6.3 Programming Model . . . . . . . . . . . 202
6.3.1 General Operation . . . . . . . . . . . . 202
6.3.2 GPR Registers. . . . . . . . . . . . . . 202
6.3.3 Accumulator Register . ........ 202
6.3.4 Signal Processing Embedded Float-ing-Point Status and Control Register (SPEFSCR). . . . . . . . . . . . . . . . . . . . . . 202
6.3.5 Data Formats. . . . . . . . . . . . . . . . 205
6.3.5.1 Integer Format . . . . . . . . . . . . 205
6.3.5.2 Fractional Format ..... 205
6.3.6 Computational Operations ..... 206
6.3.7 SPE Instructions. ..... 207
6.3.8 Saturation, Shift, and Bit Reverse Models. ..... 207
6.3.8.1 Saturation ..... 207
6.3.8.2 Shift Left ..... 207
6.3.8.3 Bit Reverse ..... 207
6.3.9 SPE Instruction Set ..... 208

### 6.1 Overview

The Signal Processing Engine (SPE) accelerates signal processing applications normally suited to DSP operation. This is accomplished using short vectors (two element) within 64-bit GPRs and using single instruction multiple data (SIMD) operations to perform the requisite computations. SPE also architects an Accumulator register to allow for back to back operations without loop unrolling.

### 6.2 Nomenclature and Conventions

Several conventions regarding nomenclature are used for SPE:

- The Signal Processing Engine category is abbreviated as SPE.
- Bits 0 to 31 of a 64-bit register are referenced as upper word, even word or high word element of the register. Bits $32: 63$ are referred to as lower word, odd word or low word element of the register. Each half is an element of a 64-bit GPR.
■ Bits 0 to 15 and bits 32 to 47 are referenced as even halfwords. Bits 16 to 31 and bits 48 to 63 are referenced as odd halfwords.
- Mnemonics for SPE instructions generally begin with the letters 'ev' (embedded vector).

The RTL conventions in described below are used in addition to those described in Section 1.3:Additional RTL functions are described in Appendix C.

## Notation

$\times_{\text {sf }} \quad$ Signed fractional multiplication. Result of multiplying 2 signed fractional quantities having bit length $n$ taking the least significant $2 n-1$ bits of the sign extended product and concatenating a 0 to the least significant bit forming a signed fractional result of $2 n$ bits. Two 16 -bit signed fractional quantities, $a$ and $b$ are multiplied, as shown below:
$\mathrm{ea}_{0: 31}=\operatorname{EXTS}(\mathrm{a})$
$\mathrm{eb}_{0: 31}=\operatorname{EXTS}(\mathrm{b})$
$\operatorname{prod}_{0: 63}=$ ea $X$ eb
eprod $_{0: 63}=$ EXTS $\left(\operatorname{prod}_{32: 63}\right)$
result $_{0: 31}=$ eprod $_{33: 63}| | ~ 0 b 0$
$\times_{\text {gsf }} \quad$ Guarded signed fractional multiplication. Result of multiplying 2 signed fractional quantities having bit length 16 taking the least significant 31 bits of the sign extended product and concatenating a 0 to the least significant bit forming a guarded signed fractional result of 64 bits. Since guarded signed fractional multiplication produces a 64-bit result, fractional input quantities of -1 and -1 can produce +1 in the intermediate product. Two 16-bit fractional quantities, a and b are multiplied, as shown below:
$\mathrm{ea}_{0: 31}=\operatorname{EXTS}(\mathrm{a})$
$\mathrm{eb}_{0: 31}=$ EXTS(b)
$\operatorname{prod}_{0: 63}=$ ea X eb eprod $_{0: 63}=$ EXTS $\left(\operatorname{prod}_{32: 63}\right)$ result $_{0: 63}=$ eprod $_{1: 63}| | 000$
$\ll \quad$ Logical shift left. $x \ll y$ shifts value $x$ left by $y$ bits, leaving zeros in the vacated bits.
>> Logical shift right. $x$ >> $y$ shifts value $x$ right by $y$ bits, leaving zeros in the vacated bits.

### 6.3 Programming Model

### 6.3.1 General Operation

SPE instructions generally take elements from one source register and operate on them with the corresponding elements of a second source register (and/or the accumulator) to produce results. Results are placed in the destination register and/or the accumulator. Instructions that are vector in nature (i.e. produce results of more than one element) provide results for each element that are independent of the computation of the other elements. These instructions can also be used to perform scalar DSP operations by ignoring the results of the upper 32-bit half of the register file.
There are no record forms of SPE instructions. As a result, the meaning of bits in the CR is different than for other categories. SPE Compare instructions specify a CR field, two source registers, and the type of compare: greater than, less than, or equal. Two bits of the CR field are written with the result of the vector compare, one for each element. The remaining two bits reflect the ANDing and ORing of the vector compare results.

### 6.3.2 GPR Registers

The SPE requires a GPR register file with thirty-two 64-bit registers. For 32-bit implementations, instructions that normally operate on a 32-bit register file access and change only the least significant 32-bits of the GPRs leaving the most significant 32-bits unchanged. For 64-bit implementations, operation of these instructions is unchanged, i.e. those instructions continue to operate on the 64-bit registers as they would if the SPE was not implemented. Most SPE instructions view the 64-bit register as being composed of a vector of two elements, each of which is 32 bits wide (some instructions read or write 16-bit elements). The most significant 32-bits are called the upper word, high word or even word. The least significant 32-bits are called the lower word, low word or odd word.

Unless otherwise specified, SPE instructions write all 64-bits of the destination register.

| GPR Upper Word | GPR Lower Word |
| :--- | :---: |
| 0 | 32 |

Figure 66. GPR

### 6.3.3 Accumulator Register

A partially visible accumulator register (ACC) is provided for some SPE instructions. The accumulator is a 64-bit register that holds the results of the Multiply Accumulate (MAC) forms of SPE Fixed-Point instructions. The accumulator allows the back-to-back execution of dependent MAC instructions, something that is found in the inner loops of DSP code such as FIR and FFT filters. The accumulator is partially visible to the programmer in the sense that its results do not have to be explicitly read to use them. Instead they are always copied into a 64-bit destination GPR which is specified as part of the instruction. Based upon the type of instruction, the accumulator can hold either a single 64 -bit value or a vector of two 32-bit elements.

| ACC Upper Word | ACC Lower Word |
| :--- | :--- |
| 0 | 32 | 63

Figure 67. Accumulator

### 6.3.4 Signal Processing Embedded Floating-Point Status and Control Register (SPEFSCR)

Status and control for SPE uses the SPEFSCR register. This register is also used by the SPE.Embedded Float Scalar Double, SPE.Embedded Float Scalar Single, and SPE.Embedded Float Vector categories. Status and control bits are shared with these categories. The SPEFSCR register is implemented as special purpose register (SPR) number 512 and is read and written by the mfspr and mtspr instructions. SPE instructions affect both the high element (bits 32:33) and low element status flags (bits $48: 49$ ) of the SPEFSCR.


Figure 68. Signal Processing and Embedded Floating-Point Status and Control Register

The SPEFSCR bits are defined as shown below.

## Bit Description

32 Summary Integer Overflow High (SOVH)
SOVH is set to 1 when an SPE instruction sets OVH. This is a sticky bit.

Integer Overflow High (OVH)
OVH is set to 1 to indicate that an overflow has occurred in the upper element during execution of an SPE instruction. The bit is set to 1 if a result of an operation performed by the instruction cannot be represented in the number of bits into which the result is to be placed, and is set to 0 otherwise. The OVH bit is not altered by Modulo instructions, nor by other instructions that cannot overflow.

Embedded Floating-Point Guard Bit High (FGH) [Category: SP.FV]
FGH is supplied for use by the Embedded Floating-Point Round interrupt handler. FGH is an extension of the low-order bits of the fractional result produced from an SPE.Embedded Float Vector instruction on the high word. FGH is zeroed if an overflow, underflow, or invalid input error is detected on the high element of an SPE.Embedded Float Vector instruction.

Execution of an SPE.Embedded Float Scalar instruction leaves FGH undefined.
Embedded Floating-Point Inexact Bit High (FXH) [Category: SP.FV]
FXH is supplied for use by the Embedded Floating-Point Round interrupt handler. FXH is an extension of the low-order bits of the fractional result produced from an SPE.Embedded Float Vector instruction on the high word. FXH represents the logical 'or' of all the bits shifted right from the Guard bit when the fractional result is normalized. FXH is zeroed if an overflow, underflow, or invalid input error is detected on the high element of an SPE.Embedded Float Vector instruction.

Execution of an SPE.Embedded Float Scalar instruction leaves FXH undefined.

6 Embedded Floating-Point Invalid Operation/Input Error High (FINVH) [Category: SP.FV]
The FINVH bit is set to 1 if any high word operand of an SPE.Embedded Float Vector instruction is infinity, NaN , or a denormalized value, or if the instruction is a divide and the dividend and divisor are both 0 , or if a conversion to integer or fractional value overflows.
Execution of an SPE.Embedded Float Scalar instruction leaves FINVH undefined.
Embedded Floating-Point Divide By Zero High (FDBZH) [Category: SP.FV]
The FDBZH bit is set to 1 when an SPE.Embedded Vector Floating-Point Divide instruction is executed with a divisor of 0 in the high word operand, and the dividend is a finite nonzero number.

Execution of an SPE.Embedded Float Scalar instruction leaves FDBZH undefined.

Embedded Floating-Point Underflow High (FUNFH) [Category: SP.FV]
The FUNFH bit is set to 1 when the execution of an SPE.Embedded Float Vector instruction results in an underflow on the high word operation.
Execution of an SPE.Embedded Float Scalar instruction leaves FUNFH undefined.

Embedded Floating-Point Overflow High (FOVFH) [Category: SP.FV]
The FOVFH bit is set to 1 when the execution of an SPE.Embedded Float Vector instruction results in an overflow on the high word operation.

Execution of an SPE.Embedded Float Scalar instruction leaves FOVFH undefined.

## Reserved

Embedded Floating-Point Inexact Sticky Flag (FINXS) [Categories: SP.FV, SP.FD, SP.FS]
The FINXS bit is set to 1 whenever the execution of an Embedded Floating-Point instruction delivers an inexact result for either the low or high element and no Embedded Float-ing-Point Data interrupt is taken for either element, or if an Embedded Floating-Point instruction results in overflow (FOVF=1 or FOVFH=1), but Embedded Floating-Point Overflow exceptions are disabled (FOVFE=0), or if an Embedded Floating-Point instruction results in underflow ( $\mathrm{FUNF}=1$ or $\mathrm{FUNFH}=1$ ), but Embedded Floating-Point Underflow exceptions are disabled (FUNFE=0), and no Embedded Floating-Point Data interrupt occurs. This is a sticky bit.
Embedded Floating-Point Invalid Operation/Input Sticky Flag (FINVS) [Categories: SP.FV, SP.FD, SP.FS]
The FINVS bit is defined to be the sticky result of any Embedded Floating-Point instruction that causes FINVH or FINV to be set to 1. That is, FINVS $\leftarrow$ FINVS | FINV | FINVH. This is a sticky bit.

[^9]result of any Embedded Floating-Point instruction that causes FUNFH or FUNF to be set to 1. That is, FUNFS $\leftarrow$ FUNFS $\mid$ FUNF $\mid$ FUNFH. This is a sticky bit.

51 Embedded Floating-Point Inexact Bit (Low/ scalar) (FX) [Categories: SP.FV, SP.FD, SP.FS]
FX is supplied for use by the Embedded Float-ing-Point Round interrupt handler. FX is an extension of the low-order bits of the fractional result produced from an Embedded Float-ing-Point instruction on the low word. FX represents the logical 'or' of all the bits shifted right from the Guard bit when the fractional result is normalized. FX is zeroed if an over-
flow, underflow, or invalid input error is result is normalized. FX is zeroed if an over-
flow, underflow, or invalid input error is detected on Embedded Floating-Point instruction
Embedded Floating-Point Overflow Sticky Flag (FOVFS) [Categories: SP.FV, SP.FD, SP.FS]
The FOVFS bit is defined to be the sticky result of any Embedded Floating-Point instruction that causes FOVH or FOVF to be set to 1. That is, FOVFS $\leftarrow$ FOVFS | FOVF | FOVFH. This is a sticky bit.
Reserved
Summary Integer Overflow (SOV)
SOV is set to 1 when an SPE instruction sets OV to 1 . This is a sticky bit.
Integer Overflow (OV)
OV is set to 1 to indicate that an overflow has occurred in the lower element during execution of an SPE instruction. The bit is set to 1 if a result of an operation performed by the instruction cannot be represented in the number of bits into which the result is to be placed, and is set to 0 otherwise. The OV bit is not altered by Modulo instructions, nor by other instructions that cannot overflow.
Embedded Floating-Point Guard Bit (Low/ scalar) (FG) [Categories: SP.FV, SP.FD, SP.FS]
FG is supplied for use by the Embedded Floating-Point Round interrupt handler. FG is an extension of the low-order bits of the fractional result produced from an Embedded Floating-Point instruction on the low word. FG is zeroed if an overflow, underflow, or invalid input error is detected on the low element of an Embedded Floating-Point instruction.
scalar) (FX) [Categories: SP.FV, SP.FD, ing-Point Round interrupt handler. FX is an

Embedded Floating-Point Invalid Opera- tion/Input Error (Low/scalar) (FINV) [Categories: SP.FV, SP.FD, SP.FS]
The FINV bit is set to 1 if any low word operand of an Embedded Floating-Point instruction is infinity, NaN , or a denormalized value,
or if the operation is a divide and the dividend and divisor are both 0 , or if a conversion to integer or fractional value overflows.
53 Embedded Floating-Point Divide By Zero (Low/scalar) (FDBZ) [Categories: SP.FV, SP.FD, SP.FS]
The FDBZ bit is set to 1 when an Embedded Floating-Point Divide instruction is executed with a divisor of 0 in the low word operand, and the dividend is a finite nonzero number.

Embedded Floating-Point Underflow (Low/ scalar) (FUNF) [Categories: SP.FV, SP.FD, SP.FS]
The FUNF bit is set to 1 when the execution of an Embedded Floating-Point instruction results in an underflow on the low word operation.

Embedded Floating-Point Overflow (Low/ scalar) (FOVF) [Categories: SP.FV, SP.FD, SP.FS]
The FOVF bit is set to 1 when the execution of an Embedded Floating-Point instruction results in an overflow on the low word operation.

Embedded Floating-Point Round (Inexact) Exception Enable (FINXE) [Categories: SP.FV, SP.FD, SP.FS]
0 Exception disabled
1 Exception enabled
The Embedded Floating-Point Round interrupt is taken if the exception is enabled and if FG | FGH | FX | FXH (signifying an inexact result) is set to 1 as a result of an Embedded Float-ing-Point instruction.
If an Embedded Floating-Point instruction results in overflow or underflow and the corresponding Embedded Floating-Point Underflow or Embedded Floating-Point Overflow exception is disabled then the Embedded Float-ing-Point Round interrupt is taken.
58 Embedded Floating-Point Invalid Operation/Input Error Exception Enable (FINVE) [Categories: SP.FV, SP.FD, SP.FS]
0 Exception disabled
1 Exception enabled
If the exception is enabled, an Embedded Floating-Point Data interrupt is taken if the FINV or FINVH bit is set to 1 by an Embedded Floating-Point instruction.
59 Embedded Floating-Point Divide By Zero Exception Enable (FDBZE) [Categories: SP.FV, SP.FD, SP.FS]
0 Exception disabled

1 Exception enabled
If the exception is enabled, an Embedded Floating-Point Data interrupt is taken if the FDBZ or FDBZH bit is set to 1 by an Embedded Floating-Point instruction.
60 Embedded Floating-Point Underflow Exception Enable (FUNFE) [Categories: SP.FV, SP.FD, SP.FS]
0 Exception disabled
1 Exception enabled
If the exception is enabled, an Embedded Floating-Point Data interrupt is taken if the FUNF or FUNFH bit is set to 1 by an Embedded Floating-Point instruction.
61 Embedded Floating-Point Overflow Exception Enable (FOVFE) [Categories: SP.FV, SP.FD, SP.FS]
0 Exception disabled
1 Exception enabled
If the exception is enabled, an Embedded Floating-Point Data interrupt is taken if the FOVF or FOVFH bit is set to 1 by an Embedded Floating-Point instruction.
62:63 Embedded Floating-Point Rounding Mode Control (FRMC) [Categories: SP.FV, SP.FD, SP.FS]
00 Round to Nearest
01 Round toward Zero
10 Round toward +Infinity
11 Round toward -Infinity

## Programming Note

Rounding modes Ob10 (+Infinity) and Ob11 (-Infinity) may not be supported by some implementations. If an implementation does not support these, Embedded Floating-Point Round interrupts are generated for every Embedded Floating-Point instruction for which rounding is required when + Infinity or -Infinity modes are set and software is required to produce the correctly rounded result

### 6.3.5 Data Formats

The SPE provides two different data formats, integer and fractional. Both data formats can be treated as signed or unsigned quantities.

### 6.3.5.1 Integer Format

Unsigned integers consist of 16, 32, or 64-bit binary integer values. The largest representable value is $2^{n}-1$ where n represents the number of bits in the value. The smallest representable value is 0 . Computations that
produce values larger than $2^{n}-1$ or smaller than 0 may set OV or OVH in the SPEFSCR.

Signed integers consist of 16,32 , or 64 -bit binary values in two's complement form. The largest representable value is $2^{\mathrm{n}-1}-1$ where n represents the number of bits in the value. The smallest representable value is $-2^{n-1}$. Computations that produce values larger than $2^{n-1}-1$ or smaller than $-2^{n-1}$ may set OV or OVH in the SPEFSCR.

### 6.3.5.2 Fractional Format

Fractional data format is conventionally used for DSP fractional arithmetic. Fractional data is useful for representing data converted from analog devices.

Unsigned fractions consist of 16, 32, or 64-bit binary fractional values that range from 0 to less than 1. Unsigned fractions place the radix point immediately to the left of the most significant bit. The most significant bit of the value represents the value $2^{-1}$, the next most significant bit represents the value $2^{-2}$ and so on. The largest representable value is $1-2^{-n}$ where $n$ represents the number of bits in the value. The smallest representable value is 0 . Computations that produce values larger than $1-2^{-n}$ or smaller than 0 may set OV or OVH in the SPEFSCR. The SPE category does not define unsigned fractional forms of instructions to manipulate unsigned fractional data since the unsigned integer forms of the instructions produce the same results as would the unsigned fractional forms.

Guarded unsigned fractions are 64-bit binary fractional values. Guarded unsigned fractions place the decimal point immediately to the left of bit 32. The largest representable value is $2^{32}-2^{-32}$. The smallest representable value is 0 . Guarded unsigned fractional computations are always modulo and do not set OV or OVH in the SPEFSCR.

Signed fractions consist of 16, 32, or 64-bit binary fractional values in two's-complement form that range from -1 to less than 1. Signed fractions place the decimal point immediately to the right of the most significant bit. The largest representable value is $1-2^{-(n-1)}$ where $n$ represents the number of bits in the value. The smallest representable value is -1 . Computations that produce values larger than $1-2^{-(n-1)}$ or smaller than -1 may set OV or OVH in the SPEFSCR. Multiplication of two signed fractional values causes the result to be shifted left one bit to remove the resultant redundant sign bit in the product. In this case, a 0 bit is concatenated as the least significant bit of the shifted result.
Guarded signed fractions are 64-bit binary fractional values. Guarded signed fractions place the decimal point immediately to the left of bit 33. The largest representable value is $2^{32}-2^{-31}$. The smallest representable value is $-2^{32}-1+2^{-31}$. Guarded signed fractional computations are always modulo and do not set OV or OVH in the SPEFSCR.

### 6.3.6 Computational Operations

The SPE category supports several different computational capabilities. Both modulo and saturation results can be performed. Modulo results produce truncation of the overflow bits in a calculation, therefore overflow does not occur and no saturation is performed. For instructions for which overflow occurs, saturation provides a maximum or minimum representable value (for the data type) in the case of overflow. Instructions are provided for a wide range of computational capability. The operation types can be divided into 4 basic categories:
■ Simple Vector instructions. These instructions use the corresponding low and high word elements of the operands to produce a vector result that is placed in the destination register, the accumulator, or both.

■ Multiply and Accumulate instructions. These instructions perform multiply operations, optionally add the result to the accumulator, and place the result into the destination register and optionally into the accumulator. These instructions are composed of different multiply forms, data formats and data accumulate options. The mnemonics for these instructions indicate their various characteristics. These are shown in Table 2.
■ Load and Store instructions. These instructions provide load and store capabilities for moving data to and from memory. A variety of forms are provided that position data for efficient computation.

- Compare and miscellaneous instructions. These instructions perform miscellaneous functions such as field manipulation, bit reversed incrementing, and vector compares.

| Extension | Meaning | Comments |
| :---: | :---: | :---: |
| Multiply Form |  |  |
| he | halfword even | $16 \times 16 \rightarrow 32$ |
| heg | halfword even guarded | $16 \times 16 \rightarrow 32$, 64-bit final accumulate result |
| ho | halfword odd | $16 \times 16 \rightarrow 32$ |
| hog | halfword odd guarded | $16 \times 16 \rightarrow 32$, 64-bit final accumulate result |
| w | word | $32 \times 32 \rightarrow 64$ |
| wh | word high | $32 \times 32 \rightarrow 32$ (high-order 32 bits of product) |
| wl | word low | $32 \times 32 \rightarrow 32$ (low-order 32 bits of product) |
| Data Format |  |  |
| smf | signed modulo fractional | modulo, no saturation or overflow |
| smi | signed modulo integer | modulo, no saturation or overflow |
| ssf | signed saturate fractional | saturation on product and accumulate |
| ssi | signed saturate integer | saturation on product and accumulate |
| umi | unsigned modulo integer | modulo, no saturation or overflow |
| usi | unsigned saturate integer | saturation on product and accumulate |
| Accumulate Option |  |  |
| a | place in accumulator | result $\rightarrow$ accumulator |
| aa | add to accumulator | accumulator + result $\rightarrow$ accumulator |
| aaw | add to accumulator as word elements | accumulator $_{0: 31}+$ result $_{0: 31} \rightarrow$ accumulator $_{0: 31}$ accumulator $_{32: 63}+$ result $_{32: 63} \rightarrow$ accumulator $_{32: 63}$ |
| an | add negated to accumulator | accumulator - result $\rightarrow$ accumulator |
| anw | add negated to accumulator as word elements | accumulator $_{0: 31}-$ result $_{0: 31} \rightarrow$ accumulator $_{0: 31}$ accumulator $_{32: 63}-$ result $_{32: 63} \rightarrow$ accumulator $_{32: 63}$ |

### 6.3.7 SPE Instructions

### 6.3.8 Saturation, Shift, and Bit Reverse Models

For saturation, left shifts, and bit reversal, the pseudo RTL is provided here to more accurately describe those functions that are referenced in the instruction pseudo RTL.

### 6.3.8.1 Saturation

```
SATURATE(ov, carry, sat_ovn, sat_ov, val)
if ov then
    if carry then
        return sat_ovn
    else
        return sat_ov
else
    return val
```


### 6.3.8.2 Shift Left

```
SL(value, cnt)
if cnt > 31 then
    return 0
else
    return (value << cnt)
```


### 6.3.8.3 Bit Reverse

```
BITREVERSE (value)
result \leftarrow0
mask \leftarrow1
shift \leftarrow <31
cnt }\leftarrow3
while cnt > 0 then do
    t \leftarrowvalue & mask
    if shift >= 0 then
        result \leftarrow(t << shift) | result
    else
        result \leftarrow(t >> -shift) | result
    cnt \leftarrowcnt - 1
    shift \leftarrowshift - 2
    mask \leftarrowmask << 1
return result
```


### 6.3.9 SPE Instruction Set

Bit Reversed Increment
EVX-form
brinc RT,RA,RB

| 4 |  | RT | RA | RB |  | 527 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  |  |  |  |

$\mathrm{n} \leftarrow$ implementation-dependent number of mask bits
mask $\leftarrow(\mathrm{RB})_{64-\mathrm{n}: 63}$
$a \leftarrow(R A)_{64-n: 63}$
$\mathrm{d} \leftarrow \operatorname{BITREVERSE}(1+\operatorname{BITREVERSE}(\mathrm{a} \mid(\neg$ mask $)))$
$R T \leftarrow(R A)_{0: 63-n}| |$ (d \& mask)
brinc computes a bit-reverse index based on the contents of RA and a mask specified in RB. The new index is written to RT.

The number of bits in the mask is implementa-tion-dependent but may not exceed 32 .

## Special Registers Altered:

None

## Programming Note

brinc provides a way for software to access FFT data in a bit-reversed manner. RA contains the index into a buffer that contains data on which FFT is to be performed. RB contains a mask that allows the index to be updated with bit-reversed addressing. Typically this instruction precedes a load with index instruction; for example,

```
brinc r2, r3, r4
```

lhax r8, r5, r2
RB contains a bit-mask that is based on the number of points in an FFT. To access a buffer containing $n$ byte sized data that is to be accessed with bit-reversed addressing, the mask has $\log _{2} n 1 s$ in the least significant bit positions and $0 s$ in the remaining most significant bit positions. If, however, the data size is a multiple of a halfword or a word, the mask is constructed so that the 1s are shifted left by $\log _{2}$ (size of the data) and 0s are placed in the least significant bit positions.

## Programming Note

This instruction only modifies the lower 32 bits of the destination register in 32-bit implementations. For 64-bit implementations in 32-bit mode, the contents of the upper 32-bits of the destination register are undefined.

## Programming Note

Execution of brinc does not cause SPE Unavailable exceptions regardless of MSR SPV .

Vector Absolute Value
EVX-form
evabs RT,RA

| 4 | RT | RA | I/I |  | 520 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | 11 | 16 | 21 |

$$
\begin{aligned}
& \mathrm{RT}_{0: 31} \leftarrow \mathrm{ABS}\left((\mathrm{RA})_{0: 31}\right) \\
& \mathrm{RT}_{32: 63} \leftarrow \mathrm{ABS}\left((\mathrm{RA})_{32: 63}\right)
\end{aligned}
$$

The absolute value of each element of RA is placed in the corresponding elements of RT. An absolute value of 0x8000_0000 (most negative number) returns 0x8000_0000.

## Special Registers Altered:

None

## Vector Add Immediate Word <br> EVX-form

 evaddiw RT,RB,UI| 4 | RT | UI | RB |  | 514 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | 11 |  |  |

$$
\begin{aligned}
& \mathrm{RT}_{0: 31} \leftarrow(\mathrm{RB})_{0: 31}+\operatorname{EXTZ} \text { (UI) } \\
& \mathrm{RT}_{32: 63} \leftarrow(\mathrm{RB})_{32: 63}+\operatorname{EXTZ} \text { (UI) }
\end{aligned}
$$

Ul is zero-extended and added to both the high and low elements of RB and the results are placed in RT. Note that the same value is added to both elements of the register.

## Special Registers Altered:

None

## Vector Add Signed, Modulo, Integer to Accumulator Word EVX-form

evaddsmiaaw RT,RA

| 4 | RT | RA |  | I/I |  | 1225 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  |  |  |

$$
\begin{aligned}
& \mathrm{RT}_{0: 31} \leftarrow(\mathrm{ACC})_{0: 31}+(\mathrm{RA})_{0: 31} \\
& \mathrm{RT}_{32: 63} \leftarrow(\mathrm{ACC})_{32: 63}+(\mathrm{RA})_{32: 63} \\
& \mathrm{ACC}_{0: 63} \leftarrow(\mathrm{RT})_{0: 63}
\end{aligned}
$$

Each word element in RA is added to the corresponding element in the accumulator and the results are placed in RT and into the accumulator.
Special Registers Altered:
ACC

## Vector Add Signed, Saturate, Integer to Accumulator Word <br> EVX-form

evaddssiaaw RT,RA

| 4 |  | RT | RA |  | I/I |  | 1217 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 |  | 11 |  |  |  |

```
tempo:63}\leftarrow\operatorname{EXTS}((ACC)0:31) + EXTS((RA) 0:31
```



```
RT 0:31}\mp@code{\leftarrowATURATE (ovh, temp 31, 0x8000_0000,
        0x7FFF_FFFF, temp 32:63)
temp 0:63 }\leftarrow\operatorname{EXTS}((ACC) 32:63)+\operatorname{EXTS}((RA) 32:63
ovl \leftarrowtemp 31 }\oplus\mp@subsup{t}{\mathrm{ temp }}{32
RT 32:63 \leftarrowSATURATE (ovl, temp 31, 0x8000_0000,
        0x7FFF_FFFF, temp 32:63)
ACC 0:63}\leftarrow\leftarrow(\textrm{RT}\mp@subsup{)}{0:63}{
SPEFSCR ovH }\leftarrow\mathrm{ ovh
SPEFSCR ov }\leftarrow\textrm{ovl
SPEFSCR 
SPEFSCR Sov }\leftarrow\mp@subsup{\mathrm{ SPEFSCR Sov | ovl}}{}{\prime
```

Each signed-integer word element in RA is sign-extended and added to the corresponding sign-extended element in the accumulator saturating if overflow occurs, and the results are placed in RT and the accumulator.

## Special Registers Altered:

ACC OV OVH SOV SOVH

## Vector Add Unsigned, Modulo, Integer to Accumulator Word <br> EVX-form

evaddumiaaw RT,RA

| 4 |  | RT | RA |  | I/I |  | 1224 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  |  |  |

$$
\begin{aligned}
& \mathrm{RT}_{0: 31} \leftarrow(\mathrm{ACC})_{0: 31}+(\mathrm{RA})_{0: 31} \\
& \mathrm{RT}_{32: 63} \leftarrow(\mathrm{ACC})_{32: 63}+(\mathrm{RA})_{32: 63} \\
& \mathrm{ACC}_{0: 63} \leftarrow(\mathrm{RT})_{0: 63}
\end{aligned}
$$

Each unsigned-integer word element in RA is added to the corresponding element in the accumulator and the results are placed in RT and the accumulator.

## Special Registers Altered:

ACC

Vector Add Unsigned, Saturate, Integer to Accumulator Word EVX-form
evaddusiaaw RT,RA

| 4 |  | RT | RA |  | I/I |  | 1216 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| 0 |  | 6 |  | 11 |  | 21 |  |  |  |

$$
\begin{aligned}
& \text { temp }_{0: 63} \leftarrow \operatorname{EXTZ}\left((\operatorname{ACC})_{0: 31}\right)+\operatorname{EXTZ}\left((\mathrm{RA})_{0: 31}\right) \\
& \mathrm{ovh} \leftarrow \mathrm{temp}_{31} \\
& \mathrm{RT}_{0: 31} \leftarrow \text { SATURATE (ovh, } \text { temp }_{31}, ~ 0 x F F F F \_F F F F \text {, } \\
& \text { OxFFFF_FFFF, } \text { temp }_{32: 63} \text { ) } \\
& \text { temp }_{0: 63} \leftarrow \operatorname{EXTZ}\left((\operatorname{ACC})_{32: 63}\right)+\operatorname{EXTZ}\left((\mathrm{RA})_{32: 63}\right) \\
& \text { ovl } \leftarrow \text { temp }_{31} \\
& \mathrm{RT}_{32: 63} \leftarrow \text { SATURATE (ovl, } \text { temp }_{31}, \text { OxFFFF_FFFF, } \\
& 0 \times \text { FFFF_FFFF, } \text { temp }_{32: 63} \text { ) } \\
& \mathrm{ACC}_{0: 63} \leftarrow(\mathrm{RT})_{0: 63} \\
& \text { SPEFSCR }_{\text {ovH }} \leftarrow \text { ovh } \\
& \text { SPEFSCR }_{\text {ov }} \leftarrow \mathrm{ovl} \\
& \text { SPEFSCR }_{\text {SOVH }} \leftarrow \text { SPEFSCR }_{\text {SOVH }} \mid \text { ovh } \\
& \text { SPEFSCR }_{\text {Sov }} \leftarrow \text { SPEFSCR }_{\text {Sov }} \mid \text { ovl }
\end{aligned}
$$

Each unsigned-integer word element in RA is zero-extended and added to the corresponding zero-extended element in the accumulator saturating if overflow occurs, and the results are placed in RT and the accumulator.

Special Registers Altered:
ACC OV OVH SOV SOVH

Vector Add Word
EVX-form
evaddw RT,RA,RB

| 4 | RT | RA | RB |  | 512 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  |  |  |

$$
\begin{aligned}
& \mathrm{RT}_{0: 31} \leftarrow(\mathrm{RA})_{0: 31}+(\mathrm{RB})_{0: 31} \\
& \mathrm{RT}_{32: 63} \leftarrow(\mathrm{RA})_{32: 63}+(\mathrm{RB})_{32: 63}
\end{aligned}
$$

The corresponding elements of RA and RB are added and the results are placed in RT. The sum is a modulo sum.

## Special Registers Altered:

None

## Vector AND

EVX-form
evand
RT,RA,RB

| 4 | RT | RA | RB |  | 529 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  |  |

$\mathrm{RT}_{0: 31} \leftarrow(\mathrm{RA})_{0: 31} \&(\mathrm{RB})_{0: 31}$
$\mathrm{RT}_{32: 63} \leftarrow(\mathrm{RA})_{32: 63} \&(\mathrm{RB})_{32: 63}$
The corresponding elements of RA and RB are ANDed bitwise and the results are placed in the corresponding element of RT.

## Special Registers Altered:

None

## Vector Compare Equal

EVX-form
evcmpeq BF,RA,RB


```
\(a h \leftarrow(R A)_{0: 31}\)
al \(\leftarrow(R A)_{32: 63}\)
\(\mathrm{bh} \leftarrow(\mathrm{RB})_{0: 31}\)
bl \(\leftarrow(\mathrm{RB})_{32: 63}\)
if ( \(\mathrm{ah}=\mathrm{bh}\) ) then \(\mathrm{ch} \leftarrow 1\)
else ch \(\leftarrow 0\)
if (al = bl) then \(\mathrm{cl} \leftarrow 1\)
else cl \(\leftarrow 0\)
\(\mathrm{CR}_{4 \times \mathrm{BF}+32: 4 \times \mathrm{BF}+35} \leftarrow \mathrm{ch}| | \mathrm{cl}| |(\mathrm{ch} \mid \mathrm{cl})| |(\mathrm{ch} \& \mathrm{cl})\)
```

The most significant bit in $B F$ is set if the high-order element of RA is equal to the high-order element of RB; it is cleared otherwise. The next bit in BF is set if the low-order element of RA is equal to the low-order element of RB and cleared otherwise. The last two bits of $B F$ are set to the OR and AND of the result of the compare of the high and low elements.

## Special Registers Altered:

CR field BF

Vector AND with Complement EVX-form
evandc RT,RA,RB

| 4 | RT | RA | RB |  | 530 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  |  |

$\mathrm{RT}_{0: 31} \leftarrow(\mathrm{RA})_{0: 31} \&\left(\neg(\mathrm{RB})_{0: 31}\right)$
$\mathrm{RT}_{32: 63} \leftarrow(\mathrm{RA})_{32: 63} \&\left(\neg(\mathrm{RB})_{32: 63}\right)$
The word elements of RA are ANDed bitwise with the complement of the corresponding elements of RB. The results are placed in the corresponding element of RT.

## Special Registers Altered:

None

## Vector Compare Greater Than Signed EVX-form

evcmpgts $B F, R A, R B$

| 4 | BF | $/ /$ | RA | RB | 561 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

$$
\begin{aligned}
& \text { ah } \leftarrow(\mathrm{RA})_{0}: 31 \\
& \text { al } \leftarrow(\mathrm{RA})_{32}: 63 \\
& \text { bh } \leftarrow(\mathrm{RB})_{0}: 31 \\
& \mathrm{bl} \leftarrow(\mathrm{RB})_{32: 63} \\
& \text { if }(\mathrm{ah}>\mathrm{bh}) \text { then } \mathrm{ch} \leftarrow 1 \\
& \text { else } \mathrm{ch} \leftarrow 0 \\
& \text { if }(\mathrm{al}>\mathrm{bl}) \text { then } \mathrm{cl} \leftarrow 1 \\
& \text { else } \mathrm{cl} \leftarrow 0 \\
& \mathrm{CR}_{4 \times \mathrm{BF}+32: 4 \times \mathrm{BF}+35} \leftarrow \mathrm{ch}\|\mathrm{cl}\|(\mathrm{ch} \mid \mathrm{cl}) \|(\mathrm{ch} \& \mathrm{cl})
\end{aligned}
$$

The most significant bit in $B F$ is set if the high-order element of RA is greater than the high-order element of $R B$; it is cleared otherwise. The next bit in BF is set if the low-order element of RA is greater than the low-order element of RB and cleared otherwise. The last two bits of BF are set to the OR and AND of the result of the compare of the high and low elements.

## Special Registers Altered:

CR field BF

## Vector Compare Greater Than Unsigned <br> EVX-form

evcmpgtu BF,RA,RB

| 4 | BF | // | RA | RB | 560 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  |  |  |  |  |



The most significant bit in BF is set if the high-order element of RA is greater than the high-order element of RB; it is cleared otherwise. The next bit in BF is set if the low-order element of RA is greater than the low-order element of RB and cleared otherwise. The last two bits of BF are set to the OR and AND of the result of the compare of the high and low elements.
Special Registers Altered:
CR field BF

## Vector Compare Less Than Unsigned EVX-form

evempltu BF,RA,RB

| 4 | BF | // | RA | RB |  | 562 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 | 9 |  |  |  |

$$
\begin{aligned}
& \text { ah } \leftarrow(\mathrm{RA})_{0}: 31 \\
& \text { al } \leftarrow(\mathrm{RA})_{32: 63} \\
& \text { bh } \leftarrow(\mathrm{RB})_{0: 31} \\
& \text { bl } \leftarrow(\mathrm{RB})_{32: 63} \\
& \text { if }(\mathrm{ah}<\mathrm{bh}) \text { then } \mathrm{ch} \leftarrow 1 \\
& \text { else } \mathrm{ch} \leftarrow 0 \\
& \text { if }\left(\mathrm{al}<_{\mathrm{u}} \text { bl) then } \mathrm{cl} \leftarrow 1\right. \\
& \text { else cl } \leftarrow 0 \\
& \mathrm{CR}_{4 \times \mathrm{BF}+32: 4 \times \mathrm{BF}+35} \leftarrow \mathrm{ch}\|\mathrm{cl}\|(\mathrm{ch} \mid \mathrm{cl})| |(\mathrm{ch} \& \mathrm{cl})
\end{aligned}
$$

The most significant bit in BF is set if the high-order element of RA is less than the high-order element of RB; it is cleared otherwise. The next bit in BF is set if the low-order element of RA is less than the low-order element of RB and cleared otherwise. The last two bits of BF are set to the OR and AND of the result of the compare of the high and low elements.

## Special Registers Altered:

CR field $B F$

## Vector Compare Less Than Signed

EVX-form
evcmplts $B F, R A, R B$

| 4 | BF | // | RA | RB | 563 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  |  |  |  |

```
\(a h \leftarrow(R A)_{0: 31}\)
al \(\leftarrow(\mathrm{RA})_{32: 63}\)
\(\mathrm{bh} \leftarrow(\mathrm{RB})_{0: 31}\)
\(\mathrm{bl} \leftarrow(\mathrm{RB})_{32: 63}\)
if (ah < bh) then \(\mathrm{ch} \leftarrow 1\)
else ch \(\leftarrow 0\)
if (al < bl) then \(\mathrm{cl} \leftarrow 1\)
else cl \(\leftarrow 0\)
\(\mathrm{CR}_{4 \times \mathrm{BF}+32: 4 \times \mathrm{BF}+35} \leftarrow \mathrm{ch}| | \mathrm{cl}| |(\mathrm{ch} \mid \mathrm{cl})| |(\mathrm{ch} \& \mathrm{cl})\)
```

The most significant bit in BF is set if the high-order element of RA is less than the high-order element of RB; it is cleared otherwise. The next bit in BF is set if the low-order element of RA is less than the low-order element of RB and cleared otherwise. The last two bits of BF are set to the OR and AND of the result of the compare of the high and low elements.

## Special Registers Altered:

$C R$ field $B F$

## Vector Count Leading Signed Bits Word EVX-form

evcntlsw RT,RA

| 4 | RT | RA |  | I/I |  | 526 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| 0 |  |  |  | 11 |  |  |  |  |

```
n}\leftarrow
s}\leftarrow(RA)
do while n < 32
    if (RA)
    n}\leftarrow\textrm{n}+
RT
n}\leftarrow
s}\leftarrow(\textrm{RA}\mp@subsup{)}{\textrm{n}+32}{
do while n < 32
    if (RA) n+32}=\textrm{s}\mathrm{ then leave
    n}\leftarrow\textrm{n}+
RT
```

The leading sign bits in each element of RA are counted, and the respective count is placed into each element of RT.

## Special Registers Altered:

None

## Programming Note

evcntlzw is used for unsigned operands; evcntlsw is used for signed operands.

## Vector Count Leading Zeros Word

 EVX-formevcntlzw RT,RA


```
n}\leftarrow
do while n < 32
    if (RA)}\mp@subsup{n}{n}{}=1\mathrm{ then leave
    n}\leftarrown+
RT
n}\leftarrow
do while n < 32
    if (RA) n+32 = 1 then leave
    n}\leftarrow\textrm{n}+
RT
```

The leading zero bits in each element of RA are counted, and the respective count is placed into each element of RT.

## Special Registers Altered:

None

Vector Divide Word Signed
EVX-form
evdivws RT,RA,RB

| 4 | RT | RA | RB | 1222 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  |  | 11 |  |

```
\(d d h \leftarrow(R A)_{0: 31}\)
ddl \(\leftarrow(\mathrm{RA})_{32: 63}\)
dvh \(\leftarrow(\mathrm{RB})_{0: 31}\)
\(\mathrm{dvl} \leftarrow(\mathrm{RB})_{32: 63}\)
\(\mathrm{RT}_{0: 31} \leftarrow \mathrm{ddh} \div \mathrm{dvh}\)
\(\mathrm{RT}_{32: 63} \leftarrow \mathrm{ddl} \div \mathrm{dvl}\)
\(\mathrm{ovh} \leftarrow 0\)
ovl \(\leftarrow 0\)
if \(((d d h<0) \&(d v h=0))\) then
    \(\mathrm{RT}_{0: 31} \leftarrow 0 \mathrm{x} 8000\) _0000
    \(\mathrm{ovh} \leftarrow 1\)
else if \(((d d h>=0) \&(d v h=0))\) then
    \(\mathrm{RT}_{0: 31} \leftarrow 0 \mathrm{x} 7 \mathrm{FFFFFFF}\)
    ovh \(\leftarrow 1\)
else if \(\left(d d h=0 x 8000 \_0000\right) \&\left(d v h=0 x F F F F \_F F F F\right)\)
then
    \(\mathrm{RT}_{0: 31} \leftarrow 0 \mathrm{x} 7 \mathrm{FFFFFFF}\)
    \(\mathrm{ovh} \leftarrow 1\)
if ((ddl < 0) \& (dvl = 0)) then
    \(\mathrm{RT}_{32: 63} \leftarrow 0 \times 8000 \_0000\)
    ovl \(\leftarrow 1\)
else if ((ddl >= 0) \& (dvl \(=0)\) ) then
    \(\mathrm{RT}_{32: 63} \leftarrow 0 \mathrm{x} 7 \mathrm{FFFFFFF}\)
    ovl \(\leftarrow 1\)
else if (ddl \(\left.=0 \times 8000 \_0000\right) \&\left(d v 1=0 x F F F F \_F F F F\right)\)
then
    \(\mathrm{RT}_{32: 63} \leftarrow 0 \mathrm{x} 7 \mathrm{FFFFFFF}\)
        ovl \(\leftarrow 1\)
SPEFSCR \(_{\mathrm{OvH}} \leftarrow\) ovh
SPEFSCR \(_{\mathrm{OV}} \leftarrow \mathrm{ovl}\)
SPEFSCR \(_{\text {SOVH }} \leftarrow\) SPEFSCR \(_{\text {SOVH }} \mid\) ovh
SPEFSCR \(_{\text {SOV }} \leftarrow\) SPEFSCR \(_{\text {SOV }} \mid\) ovl
```

The two dividends are the two elements of the contents of RA. The two divisors are the two elements of the contents of RB. The resulting two 32 -bit quotients on each element are placed into RT. The remainders are not supplied. The operands and quotients are interpreted as signed integers.

## Special Registers Altered:

## OV OVH SOV SOVH

## Programming Note

Note that any overflow indication is always set as a side effect of this instruction. No form is defined that disables the setting of the overflow bits. In case of overflow, a saturated value is delivered into the destination register.

Vector Divide Word Unsigned EVX-form
evdivwu RT,RA,RB

| 4 | RT | RA | RB | 1223 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  |  |

```
ddh}\leftarrow(\textrm{RA}\mp@subsup{)}{0:31}{
ddl }\leftarrow(RA)32:6
dvh}\leftarrow(\textrm{RB})0:3
dvl }\leftarrow(\textrm{RB})32:6
RT 0:31}\leftarrow\leftarrowddh \div dvh
RT}\mp@subsup{\textrm{B2:63}}{}{\leftarrow\textrm{ddl}\div\textrm{dvl}
ovh}\leftarrow
ovl \leftarrow0
if (dvh = 0) then
    RT}0:31 \leftarrow 0xFFFFFFF
    ovh }\leftarrow
if (dvl = 0) then
    RT 32:63}\leftarrow\leftarrow0xFFFFFFFF
    ovl \leftarrow }
SPEFSCR 
SPEFSCR 
SPEFSCR 
SPEFSCR SOV 
```

The two dividends are the two elements of the contents of RA. The two divisors are the two elements of the contents of RB. Two 32-bit quotients are formed as a result of the division on each of the high and low elements and the quotients are placed into RT. Remainders are not supplied. Operands and quotients are interpreted as unsigned integers.

## Special Registers Altered:

OV OVH SOV SOVH

## Programming Note

Note that any overflow indication is always set as a side effect of this instruction. No form is defined that disables the setting of the overflow bits. In case of overflow, a saturated value is delivered into the destination register.

Vector Equivalent
EVX-form
eveqv RT,RA,RB

| 4 | RT | RA | RB |  | 537 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 | 16 | 21 |  |

$\mathrm{RT}_{0: 31} \leftarrow(\mathrm{RA})_{0: 31} \equiv(\mathrm{RB})_{0: 31}$
$\mathrm{RT}_{32: 63} \leftarrow(\mathrm{RA})_{32: 63} \equiv(\mathrm{RB})_{32: 63}$
The corresponding elements of RA and RB are XORed bitwise, and the complemented results are placed in RT.

Special Registers Altered:
None

Vector Extend Sign Byte
EVX-form
evextsb RT,RA

| 4 | RT | RA |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  |

```
RT
RT 32:63}\leftarrow\operatorname{EXTS}((RA) 56:63
```

The signs of the low-order byte in each of the elements in RA are extended, and the results are placed in RT.

## Special Registers Altered:

None

Vector Extend Sign Halfword EVX-form
evextsh RT,RA

| 4 | RT | RA | $/ / /$ | 523 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  | 16 | 21 |

$$
\begin{aligned}
& \mathrm{RT}_{0: 31} \leftarrow \operatorname{EXTS}\left((\mathrm{RA})_{16: 31}\right) \\
& \mathrm{RT}_{32: 63} \leftarrow \operatorname{EXTS}\left((\mathrm{RA})_{48: 63}\right)
\end{aligned}
$$

The signs of the odd halfwords in each of the elements in RA are extended, and the results are placed in RT.

## Special Registers Altered: <br> None

| Vector Load Double Word into Double |
| :--- |
| Word |
| EVX-form |

evldd

| 4 | RT,D(RA) |
| :---: | :---: | :---: | :---: | :---: |

```
if (RA = 0) then b}\leftarrow
else b }\leftarrow(RA
EA \leftarrow b + EXTZ (UIX8)
RT}\leftarrow\operatorname{MEM (EA, 8)
```

D in the instruction mnemonic is $\mathrm{UI} \times 8$. The doubleword addressed by EA is loaded from memory and placed in RT.
Special Registers Altered:
None

## Vector Load Double into Four Halfwords EVX-form

evldh RT,D(RA)

| 4 |  | RT | RA | UI |  | 773 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  |  |  |  |

$$
\begin{aligned}
& \text { if }(R A=0) \text { then } b \leftarrow 0 \\
& \text { else } \mathrm{b} \leftarrow \text { (RA) } \\
& \mathrm{EA} \leftarrow \mathrm{~b}+\operatorname{EXTZ}(\mathrm{UI} \times 8) \\
& \mathrm{RT}_{0: 15} \leftarrow \operatorname{MEM}(E A, 2) \\
& \mathrm{RT}_{16: 31} \leftarrow \operatorname{MEM}(\mathrm{EA}+2,2) \\
& \mathrm{RT}_{32: 47} \leftarrow \operatorname{MEM}(\mathrm{EA}+4,2) \\
& \mathrm{RT}_{48: 63} \leftarrow \operatorname{MEM}(\mathrm{EA}+6,2)
\end{aligned}
$$

D in the instruction mnemonic is $\mathrm{UI} \times 8$. The doubleword addressed by EA is loaded from memory and placed in RT.

Special Registers Altered:
None

## Vector Load Double Word into Double Word Indexed

```
evlddx RT,RA,RB
```

| 4 | RT | RA | RB | 768 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 |  |  |

```
if (RA = 0) then b \leftarrow0
else b }\leftarrow(RA
EA}\leftarrow\textrm{b}+(\textrm{RB}
RT}\leftarrowMEM(EA, 8
```

The doubleword addressed by EA is loaded from memory and placed in RT.

## Special Registers Altered:

None

## Vector Load Double into Four Halfwords Indexed <br> EVX-form

evldhx RT,RA,RB

| 4 | RT | RA | RB |  | 772 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 | 16 |  |  |

```
if (RA = 0) then b \leftarrow 0
else b \leftarrow (RA)
EA}\leftarrow\textrm{b}+(\textrm{RB}
RT}0:15 \leftarrow < MEM(EA, 2)
RT
RT
RT 48:63}\leftarrow\operatorname{MEM (EA+6,2)
```

The doubleword addressed by EA is loaded from memory and placed in RT.

## Special Registers Altered:

 None
## Vector Load Double into Two Words <br> EVX-form

evidw $\quad R T, D(R A)$

| 4 | RT | RA | UI |  | 771 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  | 16 |  | 21 |

```
if (RA = 0) then b \leftarrow0
else b \leftarrow (RA)
EA \leftarrow b + EXTZ (UIX8)
RT0:31}\leftarrow \leftarrowMEM(EA, 4
RT 32:63}\leftarrow\textrm{MEM}(\textrm{EA}+4,4
```

D in the instruction mnemonic is $\mathrm{UI} \times 8$. The doubleword addressed by EA is loaded from memory and placed in RT.

## Special Registers Altered:

None

## Vector Load Halfword into Halfwords Even and Splat <br> EVX-form

evlhhesplat RT,D(RA)

| 4 |  | RT | RA | UI |  | 777 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  | 16 |  | 21 |

```
if (RA = 0) then b \leftarrow0
else b }\leftarrow\mathrm{ (RA)
EA \leftarrow b + EXTZ (UIX2)
RT
RT 16:31}\leftarrow0\times000
RT 32:47 \leftarrow MEM(EA,2)
RT
```

D in the instruction mnemonic is $\mathrm{UI} \times 2$. The halfword addressed by EA is loaded from memory and placed in the even halfwords of each element of RT. The odd halfwords of each element of RT are set to 0 .

Special Registers Altered:
None

Vector Load Double into Two Words Indexed EVX-form
evldwx RT,RA,RB

| 4 | RT | RA | RB | 770 |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  |

```
if (RA = 0) then b}\leftarrow
else b \leftarrow (RA)
EA}\leftarrow\textrm{b}+(\textrm{RB}
RT 0:31}\leftarrow\leftarrowMEM(EA,4
RT 32:63}\leftarrow\textrm{MEM(EA+4,4)
```

The doubleword addressed by EA is loaded from memory and placed in RT.

## Special Registers Altered: <br> None

## Vector Load Halfword into Halfwords Even and Splat Indexed EVX-form

evlhhesplatx RT,RA,RB

| 4 | RT | RA | RB | 776 |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  | 21 |  |

```
if (RA = 0) then b \leftarrow0
else b }
EA}\leftarrow\textrm{b}+(\textrm{RB}
RT
RT 16:31}\leftarrow0\times000
RT 32:47 \leftarrow MEM (EA, 2)
RT
```

The halfword addressed by EA is loaded from memory and placed in the even halfwords of each element of RT. The odd halfwords of each element of RT are set to 0.

## Special Registers Altered:

None

## Vector Load Halfword into Halfword Odd Signed and Splat <br> EVX-form

evlhhossplat RT,D(RA)

| 4 | RT | RA | UI | 783 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  |  |

```
if (RA = 0) then b }\leftarrow
else b \leftarrow (RA)
EA \leftarrow b + EXTZ (UIX2)
RT 0:31}\leftarrow\leftarrow\operatorname{EXTS}(\operatorname{MEM}(EA,2)
RT}32:63 \leftarrow EXTS (MEM(EA,2))
```

D in the instruction mnemonic is $\mathrm{UI} \times 2$. The halfword addressed by EA is loaded from memory and placed in the odd halfwords sign extended in each element of RT.

## Special Registers Altered: <br> None

## Vector Load Halfword into Halfword Odd Unsigned and Splat

evlhhousplat RT,D(RA)

| 4 | RT | RA | UI |  | 781 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 |  | 11 | 16 |  | 21 |

```
if (RA = 0) then b \leftarrow0
else b \leftarrow (RA)
EA \leftarrow b + EXTZ (UIX2)
RT 0:31}\leftarrow\leftarrow\operatorname{EXTZ}(\operatorname{MEM}(EA,2)
RT}\mp@subsup{3}{32:63}{*}\leftarrow\operatorname{EXTZ}(MEM(EA,2)
```

D in the instruction mnemonic is $\mathrm{UI} \times 2$. The halfword addressed by EA is loaded from memory and placed in the odd halfwords zero-extended in each element of RT.

## Special Registers Altered:

None

Vector Load Halfword into Halfword Odd Signed and Splat Indexed EVX-form
evlhhossplatx RT,RA,RB

| 4 | RT | RA | RB |  | 782 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  |  |

```
if (RA = 0) then b \leftarrow0
else b }\leftarrow(RA
EA \leftarrow b + (RB)
RT0:31}\leftarrow\leftarrow\operatorname{EXTS}(\operatorname{MEM}(EA,2)
RT
```

The halfword addressed by EA is loaded from memory and placed in the odd halfwords sign extended in each element of RT.

## Special Registers Altered:

None

## Vector Load Halfword into Halfword Odd Unsigned and Splat Indexed EVX-form

evlhhousplatx RT,RA,RB

| 4 |  | RT | RA | RB |  | 780 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 |  |  | 11 |  |

```
if (RA = 0) then b \leftarrow0
else b \leftarrow (RA)
EA \leftarrow b + (RB)
RT0:31}\leftarrow\leftarrow\operatorname{EXTZ}(\operatorname{MEM}(EA,2)
RT}\mp@subsup{T}{32:63}{*}\leftarrow\operatorname{EXTZ}(MEM(EA,2)
```

The halfword addressed by EA is loaded from memory and placed in the odd halfwords zero-extended in each element of RT.
Special Registers Altered:
None

## Vector Load Word into Two Halfwords Even <br> EVX-form <br> evlwhe $\quad R T, D(R A)$

| 4 | RT | RA | UI |  | 785 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  | 16 |  |  |

```
if (RA = 0) then b \leftarrow 0
else b \leftarrow (RA)
EA \leftarrow b + EXTZ(UIX4)
RT 0:15
RT 16:31}\leftarrow 0x0000
RT
RT
```

D in the instruction mnemonic is $\mathrm{UI} \times 4$. The word addressed by EA is loaded from memory and placed in the even halfwords of each element of RT. The odd halfwords of each element of RT are set to 0 .

Special Registers Altered:
None

## Vector Load Word into Two Halfwords Odd Signed (with sign extension)

EVX-form
evlwhos RT,D(RA)

| 4 | RT | RA | UI | 791 |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  |  |

```
if (RA = 0) then b}\leftarrow
else b \leftarrow (RA)
EA \leftarrow b + EXTZ (UIX4)
RT0:31}\mp@code{\leftarrowEXTS (MEM(EA,2))
RT 32:63}\leftarrow\operatorname{EXTS}(\operatorname{MEM}(\textrm{EA}+2,2)
```

D in the instruction mnemonic is $\mathrm{UI} \times 4$. The word addressed by EA is loaded from memory and placed in the odd halfwords sign extended in each element of RT.

Special Registers Altered:
None

## Vector Load Word into Two Halfwords Even Indexed <br> EVX-form

evlwhex RT,RA,RB

| 4 | RT | RA | RB |  | 784 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 |  | 11 |  |  |

```
if (RA = 0) then b }\leftarrow
else b \leftarrow (RA)
EA \leftarrow b + (RB)
RT
RT 16:31}\leftarrow < x0000
RT
RT48:63}\leftarrow 0x0000
```

The word addressed by EA is loaded from memory and placed in the even halfwords in each element of RT. The odd halfwords of each element of RT are set to 0 .

Special Registers Altered:
None

## Vector Load Word into Two Halfwords Odd Signed Indexed (with sign extension) EVX-form

evlwhosx RT,RA,RB

| 4 | RT | RA | RB | 790 |  | 31 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  |  | 11 |  |  |

```
if (RA = 0) then b}\leftarrow
else b \leftarrow (RA)
EA}\leftarrow\textrm{b}+(\textrm{RB}
RT}0:31 \leftarrow EXTS (MEM(EA,2))
RT}32:63 \leftarrow EXTS (MEM (EA+2,2))
```

The word addressed by EA is loaded from memory and placed in the odd halfwords sign extended in each element of RT.

## Special Registers Altered:

None

## Vector Load Word into Two Halfwords Odd Unsigned (zero-extended) EVX-form

evlwhou RT,D(RA)

| 4 | RT | RA | UI |  | 789 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 | 16 |  |  |

if $(R A=0)$ then $b \leftarrow 0$
else $\mathrm{b} \leftarrow(\mathrm{RA})$
$\mathrm{EA} \leftarrow \mathrm{b}+\operatorname{EXTZ}(\mathrm{UIX4})$
$\mathrm{RT}_{0: 31} \leftarrow \operatorname{EXTZ}(\operatorname{MEM}(\operatorname{EA}, 2))$
$\mathrm{RT}_{32: 63} \leftarrow \operatorname{EXTZ}(\operatorname{MEM}(\operatorname{EA}+2,2))$
D in the instruction mnemonic is $\mathrm{UI} \times 4$. The word addressed by EA is loaded from memory and placed in the odd halfwords zero-extended in each element of RT.

## Special Registers Altered:

None

## Vector Load Word into Two Halfwords and Splat <br> EVX-form

evlwhsplat RT,D(RA)

| 4 | RT | RA | UI | 797 |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  |  |  |

```
if (RA = 0) then b \leftarrow0
else b \leftarrow (RA)
EA}\leftarrow\textrm{b}+\operatorname{EXTZ}(UIX4
RT
RT}16:31 \leftarrowMEM(EA,2
RT
RT
```

D in the instruction mnemonic is $\mathrm{UI} \times 4$. The word addressed by EA is loaded from memory and placed in both the even and odd halfwords in each element of RT.
Special Registers Altered:
None

## Vector Load Word into Two Halfwords

 Odd Unsigned Indexed (zero-extended)EVX-form
evlwhoux RT,RA,RB

| 4 | RT | RA | RB | 788 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  |  |  |  |

```
if (RA = 0) then b \leftarrow0
else b \leftarrow (RA)
EA}\leftarrow\textrm{b}+(\textrm{RB}
RT0:31}\leftarrow\leftarrow\operatorname{EXTZ}(\operatorname{MEM}(EA,2)
RT 32:63}\leftarrow\operatorname{EXTZ}(MEM(EA+2,2)
```

The word addressed by EA is loaded from memory and placed in the odd halfwords zero-extended in each element of RT.

## Special Registers Altered:

None

## Vector Load Word into Two Halfwords and Splat Indexed EVX-form

evlwhsplatx RT,RA,RB

| 4 | RT | RA | RB | 796 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |

```
if (RA = 0) then b}\leftarrow
else b \leftarrow (RA)
EA \leftarrow b + (RB)
RT
RT 16:31}\leftarrowMEM(EA,2
RT
RT
```

The word addressed by EA is loaded from memory and placed in both the even and odd halfwords in each element of RT.

## Special Registers Altered:

None

## Vector Load Word into Word and Splat EVX-form

evlwwsplat RT,D(RA)

| 4 | RT | RA | UI |  | 793 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  |  |  |

```
if (RA = 0) then b \leftarrow0
else b }\leftarrow(RA
EA \leftarrow b + EXTZ (UIX4)
```



```
RT
```

D in the instruction mnemonic is $\mathrm{UI} \times 4$. The word addressed by EA is loaded from memory and placed in both elements of RT.

Special Registers Altered:
None

## Vector Merge High

EVX-form
evmergehi RT,RA,RB

| 4 | RT | RA | RB | 556 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

$$
\begin{aligned}
& \mathrm{RT}_{0: 31} \leftarrow(\mathrm{RA})_{0: 31} \\
& \mathrm{RT}_{32: 63} \leftarrow(\mathrm{RB})_{0: 31}
\end{aligned}
$$

The high-order elements of RA and RB are merged and placed in RT.

## Special Registers Altered:

None

## Programming Note

A vector splat high can be performed by specifying the same register in RA and RB.

Vector Load Word into Word and Splat Indexed

EVX-form
evlwwsplatx RT,RA,RB

| 4 | RT | RA | RB |  | 792 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 |  | 11 |  |  |

```
if (RA = 0) then b \leftarrow0
else b \leftarrow (RA)
EA}\leftarrow\textrm{b}+(\textrm{RB}
RT
RT 32:63}\leftarrow\operatorname{MEM (EA,4)
```

The word addressed by EA is loaded from memory and placed in both elements of RT.

## Special Registers Altered:

None

Vector Merge Low
EVX-form
evmergelo RT,RA,RB

| 4 | RT | RA | RB |  | 557 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  |  |

$$
\begin{aligned}
& \mathrm{RT}_{0: 31} \leftarrow(\mathrm{RA})_{32: 63} \\
& \mathrm{RT}_{32: 63} \leftarrow(\mathrm{RB})_{32: 63}
\end{aligned}
$$

The low-order elements of RA and RB are merged and placed in RT.

## Special Registers Altered:

None

## Programming Note

A vector splat low can be performed by specifying the same register in RA and RB.

Vector Merge High/Low
EVX-form
evmergehilo RT,RA,RB

| 4 | RT | RA | RB | 558 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  |  |  |  |

$\mathrm{RT}_{0: 31} \leftarrow(\mathrm{RA})_{0: 31}$
$\mathrm{RT}_{32: 63} \leftarrow(\mathrm{RB})_{32: 63}$
The high-order element of RA and the low-order element of RB are merged and placed in RT.

## Special Registers Altered: <br> None

## Programming Note

With appropriate specification of RA and RB, evmergehi, evmergelo, evmergehilo, and evmergelohi provide a full 32-bit permute of two source operands.

## Vector Multiply Halfwords, Even, Guarded, Signed, Modulo, Fractional and Accumulate <br> EVX-form

evmhegsmfaa RT,RA,RB

| 4 |  | RT | RA | RB |  | 1323 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  |  |  |  |

temp $_{0: 63} \leftarrow(\mathrm{RA})_{32: 47} \mathrm{X}_{\text {gsf }}(\mathrm{RB})_{32: 47}$
$\mathrm{RT}_{0: 63} \leftarrow(\mathrm{ACC})_{0: 63}+$ temp $_{0: 63}$
$\mathrm{ACC}_{0: 63} \leftarrow(\mathrm{RT})_{0: 63}$
The corresponding low even-numbered, halfword signed fractional elements in RA and RB are multiplied using guarded signed fractional multiplication producing a sign extended 64-bit fractional product with the decimal between bits 32 and 33 . The product is added to the contents of the 64-bit accumulator and the result is placed in RT and the accumulator

## Special Registers Altered:

ACC
Note
If the two input operands are both -1.0, the intermediate product is represented as +1.0 .

Vector Merge Low/High
EVX-form
evmergelohi RT,RA,RB

| 4 | RT | RA | RB |  | 559 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  |  | 11 |  |

$\mathrm{RT}_{0: 31} \leftarrow(\mathrm{RA})_{32: 63}$
$\mathrm{RT}_{32: 63} \leftarrow(\mathrm{RB})_{0: 31}$
The low-order element of RA and the high-order element of RB are merged and placed in RT.

## Special Registers Altered:

None

## Programming Note

A vector swap can be performed by specifying the same register in RA and RB.

## Vector Multiply Halfwords, Even, Guarded, Signed, Modulo, Fractional and Accumulate Negative <br> EVX-form

evmhegsmfan RT,RA,RB

| 4 | RT | RA | RB |  | 1451 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 | 16 |  |  |

temp $_{0: 63} \leftarrow(\mathrm{RA})_{32: 47} \mathrm{X}_{\text {gsf }}(\mathrm{RB})_{32: 47}$
$\mathrm{RT}_{0: 63} \leftarrow(\mathrm{ACC})_{0: 63}-$ temp $_{0: 63}$
$\mathrm{ACC}_{0: 63} \leftarrow(\mathrm{RT})_{0: 63}$
The corresponding low even-numbered, halfword signed fractional elements in RA and RB are multiplied using guarded signed fractional multiplication producing a sign extended 64-bit fractional product with the decimal between bits 32 and 33 . The product is subtracted from the contents of the 64-bit accumulator and the result is placed in RT and the accumulator.

## Special Registers Altered:

## ACC

- Note

If the two input operands are both -1.0 , the intermediate product is represented as +1.0 .

## Vector Multiply Halfwords，Even，Guarded， Signed，Modulo，Integer and Accumulate EVX－form

evmhegsmiaa RT，RA，RB

| 4 |  | RT | RA | RB | 1321 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

temp $_{0: 31} \leftarrow(\mathrm{RA})_{32: 47} \mathrm{X}_{\text {si }}(\mathrm{RB})_{32: 47}$
temp $0: 63 \leftarrow$ EXTS（temp $0: 31$ ）
$\mathrm{RT}_{0: 63} \leftarrow(\mathrm{ACC})_{0: 63}+$ temp $_{0: 63}$
$\mathrm{ACC}_{0: 63} \leftarrow(\mathrm{RT})_{0: 63}$
The corresponding low even－numbered halfword signed－integer elements in RA and RB are multiplied． The intermediate product is sign－extended and added to the contents of the 64－bit accumulator，and the resulting sum is placed in RT and into the accumulator．

Special Registers Altered：
ACC

Vector Multiply Halfwords，Even，Guarded， Unsigned，Modulo，Integer and Accumulate

EVX－form
evmhegumiaa RT，RA，RB

| 4 | RT | RA | RB |  | 1320 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 61 |  |  |  |  |  |

```
tempo:31}\leftarrow(RA\mp@subsup{)}{32:47 知位 (RB) 32:47}{
tempo:63}\leftarrow\leftarrow\mp@subsup{EXTZ (temp 0:31 )}{(}{
RT}\mp@subsup{0}{0:63}{}\leftarrow(ACC\mp@subsup{)}{0:63}{}+\mp@subsup{t}{\mathrm{ temp 0:63}}{
ACC 0:63}\leftarrow~(RT) 0:63
```

The corresponding low even－numbered halfword unsigned－integer elements in RA and RB are multi－ plied．The intermediate product is zero－extended and added to the contents of the 64－bit accumulator．The resulting sum is placed in RT and into the accumulator．

## Special Registers Altered：

ACC

Vector Multiply Halfwords，Even，Guarded， Signed，Modulo，Integer and Accumulate Negative

EVX－form
evmhegsmian RT，RA，RB

| 4 | RT | RA | RB | 1449 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 |  |  |  |  |

$$
\begin{aligned}
& \text { temp }_{0: 31} \leftarrow(\mathrm{RA})_{32: 47} \mathrm{X}_{\text {si }}(\mathrm{RB})_{32: 47} \\
& \text { temp } \left._{0: 63} \leftarrow \text { EXTS (temp } 0: 31\right) \\
& \mathrm{RT}_{0: 63} \leftarrow(\mathrm{ACC})_{0: 63}-\text { temp }_{0: 63} \\
& \mathrm{ACC}_{0: 63} \leftarrow(\mathrm{RT})_{0: 63}
\end{aligned}
$$

The corresponding low even－numbered halfword signed－integer elements in RA and RB are multiplied． The intermediate product is sign－extended and sub－ tracted from the contents of the 64－bit accumulator，and the result is placed in RT and into the accumulator．

Special Registers Altered：

## ACC

Vector Multiply Halfwords，Even，Guarded， Unsigned，Modulo，Integer and Accumulate Negative

EVX－form
evmhegumian RT，RA，RB

| 4 | RT | RA | RB | 1448 |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 |  | 11 |  | 21 |  |

```
temp 0:31}\leftarrow~(RA\mp@subsup{)}{32:47 稆 (RB) 32:47}{
tempo:63}\leftarrow\mp@subsup{\mathrm{ EXTZ (temp 0:31)}}{0}{
RT
ACC 0:63}\leftarrow\leftarrow(RT) 0:63
```

The corresponding low even－numbered unsigned－inte－ ger elements in RA and RB are multiplied．The interme－ diate product is zero－extended and subtracted from the contents of the 64－bit accumulator．The result is placed in RT and into the accumulator．

## Special Registers Altered：

ACC

## Vector Multiply Halfwords, Even, Signed, Modulo, Fractional EVX-form

evmhesmf RT,RA,RB

| 4 |  | RT | RA | RB |  | 1035 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  |  |  |  |

$\mathrm{RT}_{0: 31} \leftarrow(\mathrm{RA})_{0: 15} \mathrm{X}_{\text {sf }}(\mathrm{RB})_{0: 15}$
$\mathrm{RT}_{32: 63} \leftarrow(\mathrm{RA})_{32: 47} \mathrm{X}_{\text {sf }}(\mathrm{RB})_{32: 47}$
The corresponding even-numbered halfword signed fractional elements in RA and RB are multiplied then placed into the corresponding words of RT.
Special Registers Altered:
None

## Vector Multiply Halfwords, Even, Signed, Modulo, Fractional and Accumulate into Words <br> EVX-form

evmhesmfaaw RT,RA,RB

| 4 | RT | RA | RB |  | 1291 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  | 16 | 21 |  |

temp $_{0: 31} \leftarrow(\mathrm{RA})_{0: 15} \mathrm{X}_{\text {sf }}(\mathrm{RB})_{0: 15}$
$\mathrm{RT}_{0: 31} \leftarrow(\mathrm{ACC})_{0: 31}+$ temp $_{0: 31}$
temp $0: 31 \leftarrow(\mathrm{RA})_{32: 47} \mathrm{X}_{\text {sf }}(\mathrm{RB})_{32: 47}$
$\mathrm{RT}_{32: 63} \leftarrow(\mathrm{ACC})_{32: 63}+$ temp $_{0: 31}$
$\mathrm{ACC}_{0: 63} \leftarrow(\mathrm{RT})_{0: 63}$
For each word element in the accumulator, the corresponding even-numbered halfword signed fractional elements in RA and RB are multiplied. The 32 bits of each intermediate product are added to the contents of the accumulator words to form intermediate sums, which are placed into the corresponding RT words and into the accumulator.

## Special Registers Altered:

ACC

Vector Multiply Halfwords, Even, Signed, Modulo, Fractional to Accumulator

EVX-form
evmhesmfa RT,RA,RB

| 4 | RT | RA | RB |  | 1067 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 |  | 11 |  |  |

$\mathrm{RT}_{0: 31} \leftarrow(\mathrm{RA})_{0: 15} \mathrm{X}_{\mathrm{sf}}(\mathrm{RB})_{0: 15}$
$\mathrm{RT}_{32: 63} \leftarrow(\mathrm{RA})_{32: 47} \mathrm{X}_{\mathrm{sf}} \quad(\mathrm{RB})_{32: 47}$
$\mathrm{ACC}_{0: 63} \leftarrow(\mathrm{RT})_{0: 63}$
The corresponding even-numbered halfword signed fractional elements in RA and RB are multiplied then placed into the corresponding words of RT and into the accumulator.

## Special Registers Altered:

ACC

## Vector Multiply Halfwords, Even, Signed, Modulo, Fractional and Accumulate Negative into Words <br> EVX-form

evmhesmfanw RT,RA,RB

| 4 | RT | RA | RB |  | 1419 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 6 |  |  |  |  |  |

temp $_{0: 31} \leftarrow(\mathrm{RA})_{0: 15} \mathrm{X}_{\text {sf }}(\mathrm{RB})_{0: 15}$
$\mathrm{RT}_{0: 31} \leftarrow(\mathrm{ACC})_{0: 31}-\operatorname{temp}_{0: 31}$
$\operatorname{temp}_{0: 31} \leftarrow(\mathrm{RA})_{32: 47} \mathrm{X}_{\text {sf }}(\mathrm{RB})_{32: 47}$
$\mathrm{RT}_{32: 63} \leftarrow(\mathrm{ACC})_{32: 63}-$ temp $_{0: 31}$
$\mathrm{ACC}_{0: 63} \leftarrow(\mathrm{RT})_{0: 63}$

For each word element in the accumulator, the corresponding even-numbered halfword signed fractional elements in RA and RB are multiplied. The 32-bit intermediate products are subtracted from the contents of the accumulator words to form intermediate differences, which are placed into the corresponding RT words and into the accumulator.
Special Registers Altered:
ACC

## Vector Multiply Halfwords, Even, Signed, Modulo, Integer <br> EVX-form

evmhesmi RT,RA,RB

| 4 | RT | RA | RB |  | 1033 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  |  |

$\mathrm{RT}_{0: 31} \leftarrow(\mathrm{RA})_{0: 15} \mathrm{X}_{\mathrm{si}}(\mathrm{RB})_{0: 15}$
$\mathrm{RT}_{32: 63} \leftarrow(\mathrm{RA})_{32: 47} \mathrm{X}_{\text {si }}(\mathrm{RB})_{32: 47}$
The corresponding even-numbered halfword signed-integer elements in RA and RB are multiplied. The two 32-bit products are placed into the corresponding words of RT.

## Special Registers Altered:

None

## Vector Multiply Halfwords, Even, Signed, Modulo, Integer and Accumulate into Words EVX-form

evmhesmiaaw RT,RA,RB

| 4 | RT | RA | RB |  | 1289 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  | 16 | 21 |  |

$$
\begin{aligned}
& \text { temp }_{0: 31} \leftarrow(\mathrm{RA})_{0: 15} \mathrm{X}_{\text {si }}(\mathrm{RB})_{0: 15} \\
& \mathrm{RT}_{0: 31} \leftarrow(\mathrm{ACC})_{0: 31}+\operatorname{temp}_{0: 31} \\
& \text { temp }_{0: 31} \leftarrow(\mathrm{RA})_{32: 47} \mathrm{X}_{\text {si }}(\mathrm{RB})_{32: 47} \\
& \mathrm{RT}_{32: 63} \leftarrow(\mathrm{ACC})_{32: 63}+\operatorname{temp}_{0: 31} \\
& \mathrm{ACC}_{0: 63} \leftarrow(\mathrm{RT})_{0: 63}
\end{aligned}
$$

For each word element in the accumulator, the corresponding even-numbered halfword signed-integer elements in RA and RB are multiplied. Each intermediate 32-bit product is added to the contents of the accumulator words to form intermediate sums, which are placed into the corresponding RT words and into the accumulator.

## Special Registers Altered:

ACC

Vector Multiply Halfwords, Even, Signed, Modulo, Integer to AccumulatorEVX-form

evmhesmia RT,RA,RB

| 4 | RT | RA | RB | 1065 |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 |  | 11 |  |

$$
\begin{aligned}
& \mathrm{RT}_{0: 31} \leftarrow(\mathrm{RA})_{0: 15} \times_{\text {si }} \quad(\mathrm{RB})_{0: 15} \\
& \mathrm{RT}_{32: 63} \leftarrow(\mathrm{RA})_{32: 47} \mathrm{X}_{\text {si }}(\mathrm{RB})_{32: 47} \\
& \mathrm{ACC}_{0: 63} \leftarrow(\mathrm{RT})_{0: 63}
\end{aligned}
$$

The corresponding even-numbered halfword signed-integer elements in RA and RB are multiplied. The two 32-bit products are placed into the corresponding words of RT and into the accumulator.

## Special Registers Altered:

ACC

## Vector Multiply Halfwords, Even, Signed, Modulo, Integer and Accumulate Negative into Words

evmhesmianw RT,RA,RB

| 4 | RT | RA | RB |  | 1417 |  |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| 0 |  |  |  | 11 |  |  |

$$
\begin{aligned}
& \operatorname{temp}_{0: 31} \leftarrow(\mathrm{RA})_{0: 15} \mathrm{X}_{\text {si }}(\mathrm{RB})_{0: 15} \\
& \mathrm{RT}_{0: 31} \leftarrow(\mathrm{ACC})_{0: 31}-\text { temp }_{0: 31} \\
& \text { temp }_{0: 31} \leftarrow(\mathrm{RA})_{32: 47} \times_{\text {si }}(\mathrm{RB})_{32: 47} \\
& \mathrm{RT}_{32: 63} \leftarrow(\mathrm{ACC})_{32: 63}-\text { temp } 0: 31 \\
& \mathrm{ACC}_{0: 63} \leftarrow(\mathrm{RT})_{0: 63}
\end{aligned}
$$

For each word element in the accumulator, the corresponding even-numbered halfword signed-integer elements in RA and RB are multiplied. Each intermediate 32-bit product is subtracted from the contents of the accumulator words to form intermediate differences, which are placed into the corresponding RT words and into the accumulator.

## Special Registers Altered:

ACC

## Vector Multiply Halfwords, Even, Signed, Saturate, Fractional EVX-form

evmhessf RT,RA,RB

| 4 |  | RT | RA | RB |  | 1027 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 | 16 |  |  | 31 |

## $\operatorname{temp}_{0: 31} \leftarrow(R A)_{0: 15} \times_{\text {Sf }}(R B)_{0: 15}$

if $\left((R A)_{0: 15}=0 \times 8000\right) \&\left((R B)_{0: 15}=0 \times 8000\right)$ then
$\mathrm{RT}_{0: 31} \leftarrow 0 \mathrm{x} 7 \mathrm{FFF}$ _FFFF
movh $\leftarrow 1$
else
$\mathrm{RT}_{0: 31} \leftarrow$ temp $_{0: 31}$
movh $\leftarrow 0$
temp $_{0: 31} \leftarrow(R A)_{32: 47} \times_{\text {Sf }}(R B)_{32: 47}$
if $\left((R A)_{32: 47}=0 \times 8000\right) \&\left((R B)_{32: 47}=0 \times 8000\right)$ then
$\mathrm{RT}_{32: 63} \leftarrow 0 \mathrm{x} 7 \mathrm{FFF}$ _FFFF
movl $\leftarrow 1$
else
$\mathrm{RT}_{32: 63} \leftarrow$ temp $_{0: 31}$
movl $\leftarrow 0$
$\mathrm{SPEFSCR}_{\mathrm{OVH}} \leftarrow$ movh
SPEFSCR $_{\text {OV }} \leftarrow$ movl
SPEFSCR $_{\text {SOVH }} \leftarrow$ SPEFSCR $_{\text {SOVH }} \mid$ movh
SPEFSCR $_{\text {SOV }} \leftarrow$ SPEFSCR $_{\text {SOV }} \mid$ movl
The corresponding even-numbered halfword signed fractional elements in RA and RB are multiplied. The 32 bits of each product are placed into the corresponding words of RT. If both inputs are -1.0, the result saturates to the largest positive signed fraction.

## Special Registers Altered:

OV OVH SOV SOVH

Vector Multiply Halfwords, Even, Signed, Saturate, Fractional to Accumulator EVX-form

```
evmhessfa RT,RA,RB
\begin{tabular}{|c|c|c|c|ccc|}
\hline 4 & RT & RA & RB & & 1059 & \\
\hline 0 & & & 11 & & & \\
\hline
\end{tabular}
temp \(_{0: 31} \leftarrow(\mathrm{RA})_{0: 15} \mathrm{X}_{\text {sf }}(\mathrm{RB})_{0: 15}\)
if \(\left((R A)_{0: 15}=0 \times 8000\right) \&\left((R B)_{0: 15}=0 \times 8000\right)\) then
    \(\mathrm{RT}_{0: 31} \stackrel{1}{\leftarrow} 0\) x7FFF_FFFF
    movh \(\leftarrow 1\)
else
    \(\mathrm{RT}_{0: 31} \leftarrow\) temp \(_{0: 31}\)
    movh \(\leftarrow 0\)
temp 0:31 \(^{\leftarrow(R A)_{32: 47} X_{\text {sf }}(R B)_{32: 47}, ~(R)}\)
if \(\left((R A)_{32: 47}=0 \times 8000\right) \&\left((R B)_{32: 47}=0 x 8000\right)\) then
    \(\mathrm{RT}_{32}: 63 \leftarrow 0 \mathrm{x} 7 \mathrm{FFF}\) _FFFF
    movl \(\leftarrow 1\)
else
    \(\mathrm{RT}_{32: 63} \leftarrow\) temp \(_{0: 31}\)
    movl \(\leftarrow 0\)
\(A C C_{0: 63} \leftarrow(\mathrm{RT})_{0: 63}\)
SPEFSCR \({ }_{\text {OVH }} \leftarrow\) movh
SPEFSCR \(_{\text {OV }} \leftarrow \operatorname{movl}\)
SPEFSCR \(_{\text {SOVH }} \leftarrow\) SPEFSCR \(_{\text {SOVH }} \mid\) movh
SPEFSCR \(_{\text {SOV }} \leftarrow\) SPEFSCR \(_{\text {SOV }} \mid\) movl
```

The corresponding even-numbered halfword signed fractional elements in RA and RB are multiplied. The 32 bits of each product are placed into the corresponding words of RT and into the accumulator. If both inputs are -1.0 , the result saturates to the largest positive signed fraction.

## Special Registers Altered:

ACC OV OVH SOV SOVH

## Vector Multiply Halfwords, Even, Signed, Saturate, Fractional and Accumulate into Words <br> EVX-form

evmhessfaaw RT,RA,RB

| 4 |  | RT | RA | RB | 1283 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| 0 |  | 6 |  |  |  |  |  |

```
tempo:31}\leftarrow(RA) 0:15 ( X Sf (RB) 0:15
if ((RA) 0:15 = 0x8000) & ((RB) 0:15 = 0x8000) then
    temp 0:31 }\leftarrow0x7FFF_FFF
    movh \leftarrow1
else
    movh \leftarrow0
tempo:63}\leftarrow\operatorname{EXTS}((ACC) 0:31) + EXTS (temp 0:31)
ovh \leftarrow(temp 31 }\oplus\mp@subsup{\mathrm{ temp }}{32}{}
RT 0:31}\leftarrow\leftarrowSATURATE (ovh, temp 31, 0x8000_0000,
                            0x7FFF_FFFF, temp 32:63)
```



```
if ((RA) 32:47 = 0x8000) & ((RB) 32:47 = 0x8000) then
        temp0:31 \leftarrow0x7FFF_FFFF
    movl \leftarrow1
else
    movl \leftarrow0
\mp@subsup{temp}{0:63}{}\leftarrow\operatorname{EXTS}((\operatorname{ACC}\mp@subsup{)}{32:63}{\prime})+\operatorname{EXTS}(\mp@subsup{\mathrm{ temp}}{0:31}{})
ovl \leftarrow(\mp@subsup{temp 31 }{\oplus temp 32)}{3})
RT 32:63 \leftarrowSATURATE (ovl, temp 31, 0x8000_0000,
                0x7FFF_FFFF, temp 32:63)
ACC 0:63 }\leftarrow(\textrm{RT}\mp@subsup{)}{0:63}{
SPEFSCR ovH }\leftarrow0vh mov
SPEFSCR ov }\leftarrow0vl| mov
SPEFSCR sovH}\leftarrow\leftarrow\mp@subsup{\mathrm{ SPEFSCR SovH }}{|}{|
SPEFSCR SOv }\leftarrow\mp@subsup{\mathrm{ SPEFSCR Sov | ovl| movl}}{}{\prime
```

The corresponding even-numbered halfword signed fractional elements in RA and RB are multiplied producing a 32-bit product. If both inputs are -1.0 , the result saturates to 0x7FFF_FFFF. Each 32-bit product is then added to the corresponding word in the accumulator saturating if overflow occurs, and the result is placed in RT and the accumulator.

## Special Registers Altered:

ACC OV OVH SOV SOVH

Vector Multiply Halfwords, Even, Signed, Saturate, Fractional and Accumulate Negative into Words
evmhessfanw RT,RA,RB

| 4 | RT | RA | RB | 1411 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 |  | 11 |  |  |

```
temp 0:31
if ((RA) 0:15 = 0x8000) & ((RB) 0:15 = 0x8000) then
    temp 0:31 }\leftarrow0x7FFF_FFF
    movh \leftarrow1
else
    movh \leftarrow0
temp 0:63}\leftarrow\operatorname{EXTS}((ACC) 0:31 ) - EXTS (temp 0:31)
ovh }\leftarrow(\mp@subsup{\mathrm{ temp }}{31}{}\oplus\mp@subsup{\mathrm{ temp}}{32}{}
RT}0:31 \leftarrowSATURATE (ovh, temp 31, 0x8000_0000,
                    0x7FFF_FFFF, temp 32:63)
```



```
if ((RA) 32:47 = 0x8000) & ((RB) 32:47 = 0x8000) then
        tempo:31}\leftarrow0x7FFF_FFF
        movl \leftarrow1
else
    movl \leftarrow0
temp 0:63 \leftarrowEXTS((ACC) 32:63) - EXTS (temp 0:31)
ovl \leftarrow(temp 31 }\oplus\mp@subsup{\mathrm{ temp }}{32}{}
RT 32:63 \leftarrowSATURATE (ovl, temp 31, 0x8000_0000,
                0x7FFF_FFFF, temp 32:63)
ACC 0:63}\leftarrow(\textrm{RT}\mp@subsup{)}{0:63}{
SPEFSCR 
SPEFSCR ov }\leftarrow\mathrm{ ovl movl
SPEFSCR SOVH }\leftarrow\mp@subsup{\mathrm{ SPEFSCR SOVH }}{|}{|
SPEFSCR Sov }\leftarrow\mathrm{ SPEFSCR Sov | ovl| movl
```

The corresponding even-numbered halfword signed fractional elements in RA and RB are multiplied producing a 32-bit product. If both inputs are -1.0, the result saturates to 0x7FFF_FFFF. Each 32-bit product is then subtracted from the corresponding word in the accumulator saturating if overflow occurs, and the result is placed in RT and the accumulator.

Special Registers Altered:
ACC OV OVH SOV SOVH

## Vector Multiply Halfwords, Even, Signed, Saturate, Integer and Accumulate into Words <br> EVX-form

evmhessiaaw RT,RA,RB

| 4 | RT | RA | RB | 1281 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  |  |  |

```
temp 0:31}\leftarrow~(RA\mp@subsup{)}{0:15}{}\mp@subsup{X}{si}{}(\textrm{RB}\mp@subsup{)}{0:15}{
temp 0:63}\leftarrow\operatorname{EXTS}((ACC)0:31)+ EXTS (temp 0:31
ovh \leftarrow(temp 31 }\oplus\mp@subsup{\mathrm{ temp }}{32}{}
RT 0:31}\leftarrow \leftarrowATURATE (ovh, temp 31, 0x8000_0000,
    0x7FFF_FFFF, temp 32:63)
temp 0:31}\leftarrow\leftarrow(\textrm{RA}\mp@subsup{)}{32:47}{}\mp@subsup{X}{\mathrm{ si }}{}(\textrm{RB}\mp@subsup{)}{32:47}{
temp 0:63 \leftarrowEXTS ((ACC) 32:63) + EXTS (temp 0:31)
ovl \leftarrow(temp 31 }\oplus\mp@subsup{\mathrm{ temp}}{32}{}
RT 32:63 }\leftarrow\mathrm{ SATURATE (ovl, temp 31, 0x8000_0000,
                0x7FFF_FFFF, temp 32:63)
ACC 0:63}\leftarrow(\textrm{RT}\mp@subsup{)}{0:63}{
SPEFSCR ovH }\leftarrow\mathrm{ ovh
SPEFSCRov }\leftarrow ov
\mp@subsup{SPEFSCR SovH}{*}{\mathrm{ SPEFSCR }}\mp@subsup{\mp@code{SOvH}}{|}{|}\mathrm{ ovh}
SPEFSCR Sov }\leftarrow\mp@subsup{\mathrm{ SPEFSCR }}{\mathrm{ Sov }}{
```

The corresponding even-numbered halfword signed-integer elements in RA and RB are multiplied producing a 32-bit product. Each 32-bit product is then added to the corresponding word in the accumulator saturating if overflow occurs, and the result is placed in RT and the accumulator.

## Special Registers Altered:

 ACC OV OVH SOV SOVHVector Multiply Halfwords, Even, Signed, Saturate, Integer and Accumulate Negative into Words

EVX-form
evmhessianw RT,RA,RB


The corresponding even-numbered halfword signed-integer elements in RA and RB are multiplied producing a 32-bit product. Each 32-bit product is then subtracted from the corresponding word in the accumulator saturating if overflow occurs, and the result is placed in RT and the accumulator.

## Special Registers Altered:

ACC OV OVH SOV SOVH

Vector Multiply Halfwords，Even， Unsigned，Modulo，Integer EVX－form
evmheumi RT，RA，RB

| 4 |  | RT | RA | RB |  | 1032 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  |  |  |

$\mathrm{RT}_{0: 31} \leftarrow(\mathrm{RA})_{0: 15} \mathrm{X}_{\mathrm{ui}}(\mathrm{RB})_{0: 15}$
$\mathrm{RT}_{32: 63} \leftarrow(\mathrm{RA})_{32: 47} \mathrm{X}_{\mathrm{ui}}(\mathrm{RB})_{32: 47}$
The corresponding even－numbered halfword unsigned－integer elements in RA and RB are multi－ plied．The two 32－bit products are placed into the corre－ sponding words of RT．

## Special Registers Altered：

None

Vector Multiply Halfwords，Even， Unsigned，Modulo，Integer and Accumulate into Words EVX－form
evmheumiaaw RT，RA，RB


```
temp 0:31}\leftarrow\leftarrow(RA\mp@subsup{)}{0:15 程}{}(\textrm{RB}\mp@subsup{)}{0:15}{0:15
RT}0:31 \leftarrow(ACC) 0:31 + temp 0:31
tempo:31}\leftarrow(RA\mp@subsup{)}{32:47 程(RB) 32:47}{
RT}\mp@subsup{\mp@code{32:63}}{*}{*(ACC) 32:63 + temp 0:31
ACC 0:63}\leftarrow(\textrm{RT}\mp@subsup{)}{0:63}{
```

For each word element in the accumulator，the corre－ sponding even－numbered halfword unsigned－integer elements in RA and RB are multiplied．Each intermedi－ ate product is added to the contents of the correspond－ ing accumulator words and the sums are placed into the corresponding RT and accumulator words．

## Special Registers Altered：

ACC

Vector Multiply Halfwords，Even， Unsigned，Modulo，Integer to Accumulator

EVX－form
evmheumia RT，RA，RB

| 4 | RT | RA | RB | 1064 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 |  | 11 |  |  |

$$
\begin{aligned}
& \mathrm{RT}_{0: 31} \leftarrow(\mathrm{RA})_{0: 15} \mathrm{X}_{\mathrm{ui}} \quad(\mathrm{RB})_{0: 15} \\
& \mathrm{RT}_{32: 63} \leftarrow(\mathrm{RA})_{32: 47} \mathrm{X}_{\mathrm{ui}}(\mathrm{RB})_{32: 47} \\
& \mathrm{ACC}_{0: 63} \leftarrow(\mathrm{RT})_{0: 63}
\end{aligned}
$$

The corresponding even－numbered halfword unsigned－integer elements in RA and RB are multi－ plied．The two 32－bit products are placed into RT and into the accumulator．

## Special Registers Altered： <br> ACC

## Vector Multiply Halfwords，Even， Unsigned，Modulo，Integer and Accumulate Negative into Words

EVX－form
evmheumianw RT，RA，RB

| 4 | RT | RA | RB | 1416 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  | 21 |

```
temp 0:31}\mp@code{(RA) 0:15 知 (RB) 0:15
RT}0:31 \leftarrow(ACC) 0:31 - temp 0:31
temp 0:31}\leftarrow \leftarrow(RA\mp@subsup{)}{32:47 程 (RB) 32:47}{
```



```
ACC 0:63}\leftarrow(\textrm{RT}\mp@subsup{)}{0:63}{
```

For each word element in the accumulator，the corre－ sponding even－numbered halfword unsigned－integer elements in RA and RB are multiplied．Each intermedi－ ate product is subtracted from the contents of the corre－ sponding accumulator words．The differences are placed into the corresponding RT and accumulator words．

```
Special Registers Altered:
    ACC
```


## Vector Multiply Halfwords，Even， Unsigned，Saturate，Integer and Accumulate into Words

EVX－form
evmheusiaaw RT，RA，RB

| 4 | RT | RA | RB |  | 1280 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  |  |  |

```
temp 0:31}\leftarrow\leftarrow(RA) 0:15 知隹 (RB) 0:15
tempo:63}\leftarrow EXTZ((ACC) 0:31) + EXTZ (temp 0:31)
ovh }\leftarrow\mp@subsup{t}{\mathrm{ temp 31}}{
RT}0:31 \leftarrow SATURATE (ovh, 0, 0xFFFF_FFFF, OxFFFF__FFFF
        temp 32:63)
temp 0:31}\leftarrow \leftarrow(RA\mp@subsup{)}{32:47 知 (RB) 32:47}{
\mp@subsup{temp}{0:63}{}\leftarrow\mp@subsup{\operatorname{EXTZ}((ACC) 32:63)}{}{\prime}+\mp@subsup{\mathrm{ EXTZ (temp}}{0:31}{})
ovl }\leftarrow\mp@subsup{\mathrm{ temp 31}}{}{\prime
RT
            OxFFFF__FFFF, temp 32:63)
ACC 0:63}\leftarrow~(RT\mp@subsup{)}{0:63}{
SPEFSCR ovH }\leftarrow ov
SPEFSCR ov }\leftarrow\mathrm{ ovl
SPEFSCR (SOVH
SPEFSCR SOV }\leftarrow\mp@subsup{\mathrm{ SPEFSCR SOV | ovl}}{\mathrm{ SPl}}{
```

For each word element in the accumulator，correspond－ ing even－numbered halfword unsigned－integer ele－ ments in RA and RB are multiplied producing a 32 －bit product．Each 32 －bit product is then added to the corre－ sponding word in the accumulator saturating if overflow occurs，and the result is placed in RT and the accumu－ lator．

## Special Registers Altered：

ACC OV OVH SOV SOVH

## Vector Multiply Halfwords，Even， Unsigned，Saturate，Integer and Accumulate Negative into Words <br> EVX－form

evmheusianw RT，RA，RB

| 4 | RT | RA | RB |  | 1408 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 |  |  |  |

```
tempo:31}\leftarrow~(RA\mp@subsup{)}{0:15 程 (RB) 0:15}{0:
temp 0:63}\leftarrow\operatorname{EXTZ((ACC) 0:31) - EXTZ (temp}0:31
ovh }\leftarrow\mp@subsup{\mathrm{ temp }}{31}{
RT
            temp 32:63)
temp 0:31}\leftarrow\leftarrow(RA) 32:47 知 (RB) 32:47
temp 0:63}\leftarrow\operatorname{EXTZ ((ACC) 32:63) - EXTZ (temp 0:31)
ovl }\leftarrow\mp@subsup{\mathrm{ temp }}{31}{
RT 32:63}\leftarrow SATURATE (ovl, 0, 0x0000_0000,
                                    0x0000_0000, temp 32:63)
ACC 0:63}\leftarrow~(RT\mp@subsup{)}{0:63}{
SPEFSCR 
SPEFSCR 
SPEFSCR 
SPEFSCR Sov 
```

For each word element in the accumulator，correspond－ ing even－numbered halfword unsigned－integer ele－ ments in RA and RB are multiplied producing a 32－bit product．Each 32－bit product is then subtracted from the corresponding word in the accumulator saturating if overflow occurs，and the result is placed in RT and the accumulator．
Special Registers Altered：
ACC OV OVH SOV SOVH

## Vector Multiply Halfwords, Odd, Guarded, Signed, Modulo, Fractional and Accumulate <br> EVX-form

evmhogsmfaa RT,RA,RB

| 4 | RT | RA | RB |  | 1327 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 |  | 11 |  |  |

$$
\begin{aligned}
& \text { temp }_{0: 63} \leftarrow(\mathrm{RA})_{48: 63} X_{\mathrm{gsf}}(\mathrm{RB})_{48: 63} \\
& \mathrm{RT}_{0: 63} \leftarrow(\mathrm{ACC})_{0: 63}+\operatorname{temp}_{0: 63} \\
& \mathrm{ACC}_{0: 63} \leftarrow(\mathrm{RT})_{0: 63}
\end{aligned}
$$

The corresponding low odd-numbered, halfword signed fractional elements in RA and RB are multiplied using guarded signed fractional multiplication producing a sign extended 64-bit fractional product with the decimal between bits 32 and 33 . The product is added to the contents of the 64-bit accumulator and the result is placed in RT and the accumulator.

## Special Registers Altered:

ACC

## Note

If the two input operands are both -1.0, the intermediate product is represented as +1.0 .

Vector Multiply Halfwords, Odd, Guarded, Signed, Modulo, Integer and Accumulate EVX-form
evmhogsmiaa RT,RA,RB

| 4 | RT | RA | RB |  | 1325 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  |  |  |

```
tempo:31}\leftarrow(RA) 48:63 ( X Si (RB) 48:63
temp 0:63}\leftarrow EXTS (temp 0:31
RT}\mp@subsup{0}{0:63}{}\leftarrow(ACC\mp@subsup{)}{0:63}{}+\mp@subsup{\mathrm{ temp 0:63}}{0}{
ACC 0:63}\leftarrow\leftarrow(RT) 0:63
```

The corresponding low odd-numbered halfword signed-integer elements in RA and RB are multiplied. The intermediate product is sign-extended to 64 bits then added to the contents of the 64-bit accumulator, and the result is placed in RT and into the accumulator.

## Special Registers Altered:

ACC

Vector Multiply Halfwords, Odd, Guarded, Signed, Modulo, Fractional and Accumulate Negative

EVX-form
evmhogsmfan RT,RA,RB

| 4 | RT | RA | RB |  | 1455 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  | 16 | 21 |

$$
\begin{aligned}
& \operatorname{temp}_{0: 63} \leftarrow(\mathrm{RA})_{48: 63} \mathrm{X}_{\text {gsf }}(\mathrm{RB})_{48: 63} \\
& \mathrm{RT}_{0: 63} \leftarrow(\mathrm{ACC})_{0: 63}-\text { temp }_{0: 63} \\
& \mathrm{ACC}_{0: 63} \leftarrow(\mathrm{RT})_{0: 63}
\end{aligned}
$$

The corresponding low odd-numbered, halfword signed fractional elements in RA and RB are multiplied using guarded signed fractional multiplication producing a sign extended 64-bit fractional product with the decimal between bits 32 and 33. The product is subtracted from the contents of the 64-bit accumulator and the result is placed in RT and the accumulator.

## Special Registers Altered:

ACC

## - Note

If the two input operands are both -1.0, the intermediate product is represented as +1.0 .

Vector Multiply Halfwords, Odd, Guarded, Signed, Modulo, Integer and Accumulate Negative EVX-form
evmhogsmian RT,RA,RB

| 4 | RT | RA | RB | 1453 |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  |  |

```
temp 0:31
temp 0:63}\leftarrow\leftarrowEXTS (temp 0:31
RT
ACC 0:63}\leftarrow~(RT\mp@subsup{)}{0:63}{0:6
```

The corresponding low odd-numbered halfword signed-integer elements in RA and RB are multiplied. The intermediate product is sign-extended to 64 bits then subtracted from the contents of the 64-bit accumulator, and the result is placed in RT and into the accumulator.
Special Registers Altered:
ACC

## Vector Multiply Halfwords, Odd, Guarded, Unsigned, Modulo, Integer and Accumulate <br> EVX-form

evmhogumiaa RT,RA,RB

| 4 | RT | RA | RB |  | 1324 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 |  |  |  |

```
tempo:31}\leftarrow~(RA\mp@subsup{)}{48:63 ( X ui (RB) 48:63}{
tempo:63}\leftarrow\mp@subsup{\mathrm{ EXTZ (temp 0:31 )}}{0}{
RT}\mp@subsup{0}{0:63}{}\leftarrow(ACC\mp@subsup{)}{0:63}{}+\mp@subsup{t}{\mathrm{ temp 0:63}}{
ACC 0:63}\leftarrow\leftarrow(RT\mp@subsup{)}{0:63}{
```

The corresponding low odd-numbered halfword unsigned-integer elements in RA and RB are multiplied. The intermediate product is zero-extended to 64 bits then added to the contents of the 64-bit accumulator, and the result is placed in RT and into the accumulator.
Special Registers Altered:
ACC

Vector Multiply Halfwords, Odd, Signed, Modulo, Fractional EVX-form

evmhosmf RT,RA,RB

| 4 | RT | RA | RB |  | 1039 |  |  |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| 0 |  |  |  | 11 |  |  |  |

$$
\begin{aligned}
& \mathrm{RT}_{0: 31} \leftarrow(\mathrm{RA})_{16: 31} \mathrm{X}_{\text {sf }}(\mathrm{RB})_{16: 31} \\
& \mathrm{RT}_{32: 63} \leftarrow(\mathrm{RA})_{48: 63} \mathrm{X}_{\mathrm{sf}}(\mathrm{RB})_{48: 63}
\end{aligned}
$$

The corresponding odd-numbered, halfword signed fractional elements in RA and RB are multiplied. Each product is placed into the corresponding words of RT.

## Special Registers Altered:

None

Vector Multiply Halfwords, Odd, Guarded, Unsigned, Modulo, Integer and Accumulate Negative

EVX-form
evmhogumian RT,RA,RB


The corresponding low odd-numbered halfword unsigned-integer elements in RA and RB are multiplied. The intermediate product is zero-extended to 64 bits then subtracted from the contents of the 64-bit accumulator, and the result is placed in RT and into the accumulator.

## Special Registers Altered:

## ACC

Vector Multiply Halfwords, Odd, Signed, Modulo, Fractional to Accumulator EVX-form
evmhosmfa RT,RA,RB

| 4 | RT |  | RA | RB |  | 1071 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  | 16 | 21 |

$$
\begin{aligned}
& \mathrm{RT}_{0: 31} \leftarrow(\mathrm{RA})_{16: 31} \mathrm{X}_{\text {sf }}(\mathrm{RB})_{16: 31} \\
& \mathrm{RT}_{32: 63} \leftarrow(\mathrm{RA})_{48: 63} \mathrm{X}_{\text {sf }}(\mathrm{RB})_{48: 63} \\
& \mathrm{ACC}_{0: 63} \leftarrow(\mathrm{RT})_{0: 63}
\end{aligned}
$$

The corresponding odd-numbered, halfword signed fractional elements in RA and RB are multiplied. Each product is placed into the corresponding words of RT. and into the accumulator.

Special Registers Altered:
ACC

## Vector Multiply Halfwords, Odd, Signed, Modulo, Fractional and Accumulate into Words <br> EVX-form

evmhosmfaaw RT,RA,RB

| 4 | RT | RA | RB |  | 1295 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 |  | 11 |  |  |  |

$$
\begin{aligned}
& \text { temp }_{0: 31} \leftarrow(\mathrm{RA})_{16: 31} \mathrm{X}_{\text {sf }}(\mathrm{RB})_{16: 31} \\
& \mathrm{RT}_{0: 31} \leftarrow(\mathrm{ACC})_{0: 31}+\text { temp }_{0: 31} \\
& \text { temp }_{0: 31} \leftarrow(\mathrm{RA})_{48: 63} \mathrm{X}_{\text {sf }}(\mathrm{RB})_{48: 63} \\
& \mathrm{RT}_{32: 63} \leftarrow(\mathrm{ACC})_{32: 63}+\text { temp }_{0: 31} \\
& \mathrm{ACC}_{0: 63} \leftarrow(\mathrm{RT})_{0: 63}
\end{aligned}
$$

For each word element in the accumulator, the corresponding odd-numbered halfword signed fractional elements in RA and RB are multiplied. The 32 bits of each intermediate product are added to the contents of the corresponding accumulator word and the results are placed into the corresponding RT words and into the accumulator.

Special Registers Altered:
ACC

Vector Multiply Halfwords, Odd, Signed, Modulo, Integer

EVX-form
evmhosmi RT,RA,RB

| 4 |  | RT | RA | RB |  | 1037 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 |  | 11 |  |  |  |

$$
\begin{aligned}
& \mathrm{RT}_{0: 31} \leftarrow(\mathrm{RA})_{16: 31} \mathrm{X}_{\text {si }}(\mathrm{RB})_{16: 31} \\
& \mathrm{RT}_{32: 63} \leftarrow(\mathrm{RA})_{48: 63} \mathrm{X}_{\mathrm{si}}(\mathrm{RB})_{48: 63}
\end{aligned}
$$

The corresponding odd-numbered halfword signed-integer elements in RA and RB are multiplied. The two 32-bit products are placed into the corresponding words of RT.
Special Registers Altered:
None

## Vector Multiply Halfwords, Odd, Signed, Modulo, Fractional and Accumulate Negative into Words

evmhosmfanw RT,RA,RB

| 4 | RT | RA | RB | 1423 |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: | ---: |
| 0 |  |  | 11 |  | 16 | 21 |

$$
\begin{aligned}
& \text { temp }_{0: 31} \leftarrow(\mathrm{RA})_{16: 31} \mathrm{X}_{\text {sf }}(\mathrm{RB})_{16: 31} \\
& \mathrm{RT}_{0: 31} \leftarrow(\mathrm{ACC})_{0: 31}-\text { temp }_{0: 31} \\
& \text { temp }_{0: 31} \leftarrow(\mathrm{RA})_{48: 63} \times_{\text {sf }}(\mathrm{RB})_{48: 63} \\
& \mathrm{RT}_{32: 63} \leftarrow(\mathrm{ACC})_{32: 63}-\text { temp }_{0: 31} \\
& \mathrm{ACC}_{0: 63} \leftarrow(\mathrm{RT})_{0: 63}
\end{aligned}
$$

For each word element in the accumulator, the corresponding odd-numbered halfword signed fractional elements in RA and RB are multiplied. The 32 bits of each intermediate product are subtracted from the contents of the corresponding accumulator word and the results are placed into the corresponding RT words and into the accumulator.

Special Registers Altered:
ACC

Vector Multiply Halfwords, Odd, Signed, Modulo, Integer to AccumulatorEVX-form
evmhosmia RT,RA,RB

| 4 | RT | RA | RB |  | 1069 |  |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| 0 |  |  |  | 11 |  |  |

$$
\begin{aligned}
& \mathrm{RT}_{0: 31} \leftarrow(\mathrm{RA})_{16: 31} \mathrm{X}_{\text {si }}(\mathrm{RB})_{16: 31} \\
& \mathrm{RT}_{32: 63} \leftarrow(\mathrm{RA})_{48: 63} \mathrm{X}_{\text {si }}(\mathrm{RB})_{48: 63} \\
& \mathrm{ACC}_{0: 63} \leftarrow(\mathrm{RT})_{0: 63}
\end{aligned}
$$

The corresponding odd-numbered halfword signed-integer elements in RA and RB are multiplied. The two 32-bit products are placed into the corresponding words of RT and into the accumulator.
Special Registers Altered: ACC

## Vector Multiply Halfwords, Odd, Signed, Modulo, Integer and Accumulate into Words

evmhosmiaaw RT,RA,RB

| 4 | RT | RA | RB |  | 1293 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 61 |  | 16 |  |  |

temp $_{0: 31} \leftarrow(R A)_{16: 31} \mathrm{X}_{\text {si }}(\mathrm{RB})_{16: 31}$
$\mathrm{RT}_{0: 31} \leftarrow(\mathrm{ACC})_{0: 31}+$ temp $_{0: 31}$
temp $_{0: 31} \leftarrow(\mathrm{RA})_{48: 63} \mathrm{X}_{\text {si }}(\mathrm{RB})_{48: 63}$
$\mathrm{RT}_{32: 63} \leftarrow(\mathrm{ACC})_{32: 63}+$ temp $_{0: 31}$
$A C C_{0: 63} \leftarrow(\mathrm{RT})_{0: 63}$
For each word element in the accumulator, the corresponding odd-numbered halfword signed-integer elements in RA and RB are multiplied. Each intermediate 32 -bit product is added to the contents of the corresponding accumulator word and the results are placed into the corresponding RT words and into the accumulator.
Special Registers Altered: ACC

## Vector Multiply Halfwords, Odd, Signed, Modulo, Integer and Accumulate Negative into Words <br> EVX-form

evmhosmianw RT,RA,RB

| 4 | RT | RA | RB |  | 1421 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  |  |

temp $_{0: 31} \leftarrow(R A)_{16: 31} \mathrm{X}_{\text {si }}(\mathrm{RB})_{16: 31}$
$\mathrm{RT}_{0: 31} \leftarrow(\mathrm{ACC})_{0: 31}-$ temp $_{0: 31}$
temp $0: 31 \leftarrow(\mathrm{RA})_{48: 63} \mathrm{X}_{\text {si }}(\mathrm{RB})_{48: 63}$
$\mathrm{RT}_{32: 63} \leftarrow(\mathrm{ACC})_{32: 63}$ - temp $_{0: 31}$
$\mathrm{ACC}_{0: 63} \leftarrow(\mathrm{RT})_{0: 63}$
For each word element in the accumulator, the corresponding odd-numbered halfword signed-integer elements in RA and RB are multiplied. Each intermediate 32 -bit product is subtracted from the contents of the corresponding accumulator word and the results are placed into the corresponding RT words and into the accumulator.
Special Registers Altered:
ACC

## Vector Multiply Halfwords, Odd, Signed, Saturate, Fractional

evmhossf RT,RA,RB

| 4 | RT | RA | RB | 1031 |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 |  | 11 |  |  |  |

```
temp \(_{0: 31} \leftarrow(\mathrm{RA})_{16: 31} \mathrm{X}_{\text {sf }}(\mathrm{RB})_{16: 31}\)
if \(\left((R A)_{16: 31}=0 \times 8000\right) \&\left((R B)_{16: 31}=0 \times 8000\right)\) then
    \(\mathrm{RT}_{0: 31} \leftarrow 0 \mathrm{x} 7 \mathrm{FFF} \_\mathrm{FFFF}\)
    movh \(\leftarrow 1\)
else
    \(\mathrm{RT}_{0: 31} \leftarrow\) temp \(_{0: 31}\)
    movh \(\leftarrow 0\)
temp \(_{0: 31} \leftarrow(\mathrm{RA})_{48: 63} \mathrm{X}_{\text {sf }}(\mathrm{RB})_{48: 63}\)
if \(\left((\mathrm{RA})_{48: 63}=0 \times 8000\right) \&\left((\mathrm{RB})_{48: 63}=0 \times 8000\right)\) then
    \(\mathrm{RT}_{32: 63} \leftarrow 0 \mathrm{x} 7 \mathrm{FFF}\) _FFFF
    movl \(\leftarrow 1\)
else
    \(\mathrm{RT}_{32: 63} \leftarrow\) temp \(_{0: 31}\)
    movl \(\leftarrow 0\)
\(\mathrm{SPEFSCR}_{\mathrm{OVH}} \leftarrow\) movh
\(\mathrm{SPEFSCR}_{\mathrm{OV}} \leftarrow \mathrm{movl}\)
SPEFSCR \(_{\text {SOVH }} \leftarrow\) SPEFSCR \(_{\text {SOVH }} \mid\) movh
SPEFSCR \(_{\text {SOV }} \leftarrow\) SPEFSCR \(_{\text {SOV }} \mid\) movl
```

The corresponding odd-numbered halfword signed fractional elements in RA and RB are multiplied. The 32 bits of each product are placed into the corresponding words of RT. If both inputs are -1.0, the result saturates to the largest positive signed fraction.

## Special Registers Altered:

OV OVH SOV SOVH

Vector Multiply Halfwords, Odd, Signed, Saturate, Fractional to Accumulator

EVX-form
evmhossfa RT,RA,RB

| 4 | RT | RA | RB |  | 1063 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  | 16 | 21 |

```
temp \(_{0: 31} \leftarrow(\mathrm{RA})_{16: 31} \mathrm{X}_{\text {sf }}(\mathrm{RB})_{16: 31}\)
if \(\left((R A)_{16: 31}=0 \times 8000\right) \&\left((R B)_{16: 31}=0 \times 8000\right)\) then
    \(\mathrm{RT}_{0: 31} \leftarrow 0 \mathrm{x} 7 \mathrm{FFF}\) _FFFF
    movh \(\leftarrow 1\)
else
    \(\mathrm{RT}_{0: 31} \leftarrow\) temp \(_{0: 31}\)
    movh \(\leftarrow 0\)
temp \(_{0: 31} \leftarrow(R A)_{48: 63} \mathrm{X}_{\text {sf }}(\mathrm{RB})_{48: 63}\)
if \(\left((R A)_{48: 63}=0 x 8000\right) \&\left((R B)_{48: 63}=0 x 8000\right)\) then
    \(\mathrm{RT}_{32: 63} \leftarrow 0 \times 7 \mathrm{FFF}\) _FFFF
    movl \(\leftarrow 1\)
else
    \(\mathrm{RT}_{32: 63} \leftarrow\) temp \(_{0: 31}\)
    movl \(\leftarrow 0\)
\(\mathrm{ACC}_{0: 63} \leftarrow(\mathrm{RT})_{0: 63}\)
SPEFSCR \(_{\text {ovf }} \leftarrow\) movh
SPEFSCR \(_{\text {ov }} \leftarrow \mathrm{movl}\)
SPEFSCR \(_{\text {SOVH }} \leftarrow\) SPEFSCR \(_{\text {SOVH }} \mid\) movh
SPEFSCR \(_{\text {SOV }} \leftarrow\) SPEFSCR \(_{\text {SOV }} \mid\) movl
```

The corresponding odd-numbered halfword signed fractional elements in RA and RB are multiplied. The 32 bits of each product are placed into the corresponding words of RT and into the accumulator. If both inputs are -1.0 , the result saturates to the largest positive signed fraction.

## Special Registers Altered:

ACC OV OVH SOV SOVH

## Vector Multiply Halfwords, Odd, Signed, Saturate, Fractional and Accumulate into Words <br> EVX-form

evmhossfaaw RT,RA,RB

| 4 | RT | RA | RB |  | 1287 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  |  |  |  |



```
if ((RA) 16:31 = 0x8000) & ((RB) 16:31 = 0x8000) then
    tempo:31}\leftarrow0\times7FFF_FFF
    movh \leftarrow1
else
    movh \leftarrow0
temp 0:63}\leftarrow\leftarrow\operatorname{EXTS}((ACC) 0:31 ) + EXTS (temp 0:31 )
ovh \leftarrow(temp 31 }\oplus\mp@subsup{\mathrm{ temp }}{32}{}
RT}0:31 \leftarrowSATURATE (ovh, temp 31, 0x8000_0000,
                    0x7FFF_FFFF, temp 32:63)
```



```
if ((RA) 48:63 = 0x8000) & ((RB) 48:63 = 0x8000) then
    tempo:31 \leftarrow0x7FFF_FFFF
    movl \leftarrow1
else
    movl \leftarrow0
temp 0:63 & EXTS ((ACC) 32:63) + EXTS (temp 0:31 )
ovl }\leftarrow(\mp@subsup{\mathrm{ temp }}{31}{}\oplus\mp@subsup{\mathrm{ temp }}{32}{}
RT 32:63 }\leftarrow\mathrm{ SATURATE (ovl, temp 31, 0x8000_0000,
                0x7FFF_FFFF, temp 32:63)
ACC 0:63}\leftarrow(\textrm{RT}\mp@subsup{)}{0:63}{
SPEFSCR 
SPEFSCR ov }\leftarrow\mathrm{ ovl| movl
SPEFSCR SOvH }\leftarrow\mp@subsup{\mathrm{ SPEFSCR SOVH }}{|}{|
SPEFSCR Sov 
```

The corresponding odd-numbered halfword signed fractional elements in RA and RB are multiplied producing a 32-bit product. If both inputs are -1.0, the result saturates to 0x7FFF_FFFF. Each 32-bit product is then added to the corresponding word in the accumulator saturating if overflow occurs, and the result is placed in RT and the accumulator.

## Special Registers Altered:

ACC OV OVH SOV SOVH

Vector Multiply Halfwords, Odd, Signed, Saturate, Fractional and Accumulate Negative into Words

EVX-form
evmhossfanw RT,RA,RB

| $4$ |  |  | RB |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ```temp 0:31 }\leftarrow(\textrm{RA}\mp@subsup{)}{16:31}{}\mp@subsup{\times}{\mathrm{ sff }}{}(\textrm{RB}\mp@subsup{)}{16:31}{ if ((RA) 16:31 = 0x8000) & ((RB) 16:31 = 0x8000) then tempo:31 }\leftarrow0x7\mathrm{ FFF_FFFF movh \leftarrow1``` |  |  |  |  |  |  |
| else <br> movh $\leftarrow 0$ |  |  |  |  |  |  |
| $\begin{aligned} & \operatorname{temp}_{0: 63} \leftarrow \operatorname{EXTS}\left((\operatorname{ACC})_{0: 31}\right)-\operatorname{EXTS}\left(\text { temp }_{0: 31}\right) \\ & \text { ovh } \leftarrow\left(\text { temp }_{31} \oplus \text { temp }_{32}\right) \end{aligned}$ |  |  |  |  |  |  |
| $\mathrm{RT}_{0: 31} \leftarrow$ SATURATE (ovh, temp $31,0 \times 8000 \_0000$,0x7FFF_FFFF, temp $32: 63$ ) |  |  |  |  |  |  |
| $\begin{aligned} & \text { if }\left((\mathrm{RA})_{48: 63}=0 \times 8000\right) \&\left((\mathrm{RB})_{48: 63}=0 \times 8000\right) \text { then } \\ & \text { temp } 0: 61 \leftarrow 0 \times 7 \text { FFF_FFFF } \\ & \text { movl } \leftarrow 1 \end{aligned}$ |  |  |  |  |  |  |
| else |  |  |  |  |  |  |
| $\begin{aligned} & \text { temp }_{0: 63} \leftarrow \operatorname{EXTS}^{\left((\operatorname{ACC})_{32: 63}\right)-\operatorname{EXTS}\left(\text { temp }_{0: 31}\right)} \\ & \text { ovl } \leftarrow\left(\text { temp }_{31} \oplus \text { temp }_{32}\right) \end{aligned}$ |  |  |  |  |  |  |
| $\mathrm{RT}_{32: 63} \leftarrow$ SATURATE (ovl, temp $31,0 \times 8000 \_0000$,Ox7FFF_FFFF,,$~ t e m p ~$$32: 63$ ) |  |  |  |  |  |  |
| $A C C_{0: 63} \leftarrow(\mathrm{RT})_{0: 63}$ |  |  |  |  |  |  |
| SPEFSCR $_{\text {ovf }} \leftarrow$ ovh movh |  |  |  |  |  |  |
| SPEFSCR $_{\text {Ov }} \leftarrow$ ovl movl |  |  |  |  |  |  |
| SPEFSCR $_{\text {SovH }} \leftarrow$ SPEFSCR $_{\text {SovH }}$ \| ovh | movh |  |  |  |  |  |  |
| SPEFSC | $\leftarrow$ SPE | $\mathrm{R}_{\text {Sov }}$ | vl\| mo |  |  |  |

The corresponding odd-numbered halfword signed fractional elements in RA and RB are multiplied producing a 32-bit product. If both inputs are -1.0, the result saturates to 0x7FFF_FFFF. Each 32-bit product is then subtracted from the corresponding word in the accumulator saturating if overflow occurs, and the result is placed in RT and the accumulator.

## Special Registers Altered:

ACC OV OVH SOV SOVH

Vector Multiply Halfwords, Odd, Signed, Saturate, Integer and Accumulate into Words

EVX-form
evmhossiaaw RT,RA,RB

| 4 | RT | RA | RB |  | 1285 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 |  | 11 |  |  |  |

```
temp 0:31}\leftarrow\leftarrow(RA\mp@subsup{)}{16:31 }{\mp@subsup{X}{\mathrm{ si }}{}}(\textrm{RB}\mp@subsup{)}{16:31}{
temp 0:63}\leftarrow\leftarrow\operatorname{EXTS}((ACC) 0:31) + EXTS (temp 0:31
ovh \leftarrow(temp 31 \oplus temp 32)
RT}0:31 \leftarrow SATURATE (ovh, temp 31, 0x8000_0000,
            0x7FFF_FFFFF, temp 32:63)
temp 0:31
temp 0:63}\leftarrow\leftarrow\operatorname{EXTS}((ACC) 32:63) + EXTS (temp 0:31)
ovl }\leftarrow(\mp@subsup{t}{emp}{31}\oplus\mp@subsup{\mathrm{ temp 32}}{2}{\prime
RT 32:63}\leftarrow\leftarrowSATURATE (ovl, temp 31, 0x8000_0000,
                0x7FFF_FFFF, temp 32:63)
ACC 0:63}\leftarrow\leftarrow(\textrm{RT}\mp@subsup{)}{0:63}{0
SPEFSCR 
SPEFSCR ov 
SPEFSCR
SPEFSCR (SOV 
```

The corresponding odd-numbered halfword signed-integer elements in RA and RB are multiplied producing a 32-bit product. Each 32-bit product is then added to the corresponding word in the accumulator saturating if overflow occurs, and the result is placed in RT and the accumulator.

## Special Registers Altered:

ACC OV OVH SOV SOVH

Vector Multiply Halfwords, Odd, Unsigned, Modulo, Integer EVX-form
evmhoumi RT,RA,RB

| 4 |  | RT | RA | RB |  | 1036 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  |  |  |

$$
\begin{aligned}
& \mathrm{RT}_{0: 31} \leftarrow(\mathrm{RA})_{16: 31} \times_{\mathrm{ui}}(\mathrm{RB})_{16: 31} \\
& \mathrm{RT}_{32: 63} \leftarrow(\mathrm{RA})_{48: 63} \times_{\mathrm{ui}}(\mathrm{RB})_{48: 63}
\end{aligned}
$$

The corresponding odd-numbered halfword unsigned-integer elements in RA and RB are multiplied. The two 32-bit products are placed into the corresponding words of RT.

Special Registers Altered:
None

Vector Multiply Halfwords, Odd, Signed, Saturate, Integer and Accumulate Negative into Words

EVX-form
evmhossianw RT,RA,RB

| 4 | RT | RA | RB | 1413 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  |  | 21 |

```
temp 0:31}\leftarrow\leftarrow(RA\mp@subsup{)}{16:31 }{\mp@subsup{X}{\mathrm{ si }}{}}(\textrm{RB}\mp@subsup{)}{16:31}{
temp 0:63}\leftarrow\operatorname{EXTS}((ACC) 0:31) - EXTS (temp 0:31
ovh \leftarrow(temp 31 \oplus temp 32)
RT}0:31⿱\mp@code{SATURATE (ovh, temp 31, 0x8000_0000,
            0x7FFF_FFFF, temp 32:63)
```



```
temp 0:63}\leftarrow\operatorname{EXTS}((ACC) 32:63) - EXTS (temp 0:31)
ovl }\leftarrow(\mp@subsup{t}{}{\prime}=m\mp@subsup{p}{31}{}\oplus\mp@subsup{t}{}{\prime}=m\mp@subsup{p}{32}{}
RT}32:63*SATURATE (ovl, temp 31, 0x8000_0000,
                0x7FFF_FFFF, temp 32:63)
ACC 0:63}\leftarrow(\textrm{RT}\mp@subsup{)}{0:63}{
SPEFSCR 
SPEFSCR ov 
SPEFSCR SOVH
SPEFSCR 
```

The corresponding odd-numbered halfword signed-integer elements in RA and RB are multiplied producing a 32-bit product. Each 32-bit product is then subtracted from the corresponding word in the accumulator saturating if overflow occurs, and the result is placed in RT and the accumulator.

Special Registers Altered:
ACC OV OVH SOV SOVH

Vector Multiply Halfwords, Odd, Unsigned, Modulo, Integer to Accumulator

EVX-form
evmhoumia RT,RA,RB

| 4 |  | RT | RA | RB |  | 1068 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 |  | 11 |  |  |

$$
\begin{aligned}
& \mathrm{RT}_{0: 31} \leftarrow(\mathrm{RA})_{16: 31} \mathrm{X}_{\mathrm{ui}}(\mathrm{RB})_{16: 31} \\
& \mathrm{RT}_{32: 63} \leftarrow(\mathrm{RA})_{48: 63} \mathrm{X}_{\mathrm{ui}} \quad(\mathrm{RB})_{48: 63} \\
& \mathrm{ACC}_{0: 63} \leftarrow(\mathrm{RT})_{0: 63}
\end{aligned}
$$

The corresponding odd-numbered halfword unsigned-integer elements in RA and RB are multiplied. The two 32-bit products are placed into RT and into the accumulator.

## Special Registers Altered:

ACC

## Vector Multiply Halfwords, Odd, Unsigned, Modulo, Integer and Accumulate into Words

## EVX-form

evmhoumiaaw RT,RA,RB

| 4 | RT | RA | RB |  | 1292 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 61 |  |  |  |  |

$\operatorname{temp}_{0: 31} \leftarrow(R A)_{16: 31} \times_{\text {ui }}(R B)_{16: 31}$
$\mathrm{RT}_{0: 31} \leftarrow(\mathrm{ACC})_{0: 31}+$ temp $_{0: 31}$
temp $_{0: 31} \leftarrow(\mathrm{RA})_{48: 63} \mathrm{X}_{\mathrm{ui}}(\mathrm{RB})_{48: 63}$
$\mathrm{RT}_{32: 63} \leftarrow(\mathrm{ACC})_{32: 63}+$ temp $_{0: 31}$
$\mathrm{ACC}_{0: 63} \leftarrow(\mathrm{RT})_{0: 63}$
For each word element in the accumulator, the corresponding odd-numbered halfword unsigned-integer elements in RA and RB are multiplied. Each intermediate product is added to the contents of the corresponding accumulator word. The sums are placed into the corresponding RT and accumulator words.

## Special Registers Altered: <br> ACC

## Vector Multiply Halfwords, Odd, Unsigned, Saturate, Integer and Accumulate into Words

EVX-form
evmhousiaaw RT,RA,RB

| 4 |  | RT | RA | RB |  | 1284 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  |  |  |  |

```
\mp@subsup{temp 0:31 }{* (RA\mp@subsup{)}{16:31 }{~}}{\mathrm{ ui }}\mp@subsup{}{(RB}{(R)}16:31
temp 0:63}\leftarrow EXTZ ((ACC) 0:31 ) + EXTZ (temp 0:31)
ovh }\leftarrow\mp@subsup{t}{}{*}\mp@subsup{\textrm{mp}}{31}{
RT
            temp 32:63)
tempo:31}\leftarrow~(RA) 48:63 X Xui (RB) 48:63
tempo:63}\leftarrow\leftarrow\operatorname{EXTZ}((ACC) 32:63)+EXTZ (temp 0:31)
ovl }\leftarrow\mp@subsup{\mathrm{ temp }}{31}{
RT}32:63 \leftarrow SATURATE (ovl, 0, 0xFFFF_FFFF
        OxFFFF_FFFF, temp 32:63)
ACC 0:63}\leftarrow\leftarrow(\textrm{RT}\mp@subsup{)}{0:63}{
SPEFSCR ovH }\leftarrow ov
SPEFSCR ov }\leftarrow ov
SPEFSCR SovH
SPEFSCR Sov }\leftarrow\mp@subsup{\mathrm{ SPEFSCR Sov }}{\mathrm{ S ovl}}{
```

For each word element in the accumulator, corresponding odd-numbered halfword unsigned-integer elements in RA and RB are multiplied producing a 32-bit product. Each 32-bit product is then added to the corresponding word in the accumulator saturating if overflow occurs, and the result is placed in RT and the accumulator.

## Special Registers Altered:

ACC OV OVH SOV SOVH

## Vector Multiply Halfwords, Odd, Unsigned, Modulo, Integer and Accumulate Negative into Words EVX-form

evmhoumianw RT,RA,RB

| 4 | RT | RA | RB |  | 1420 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 |  |  | 31 |

temp $_{0: 31} \leftarrow(\mathrm{RA})_{16: 31} \mathrm{X}_{\text {ui }}(\mathrm{RB})_{16: 31}$
$\mathrm{RT}_{0: 31} \leftarrow(\mathrm{ACC})_{0: 31}$ - temp $_{0: 31}$
temp $_{0: 31} \leftarrow(\mathrm{RA})_{48: 63} \mathrm{X}_{\mathrm{ui}}(\mathrm{RB})_{48: 63}$
$\mathrm{RT}_{32: 63} \leftarrow(\mathrm{ACC})_{32: 63}$ - temp $0: 31$
$\mathrm{ACC}_{0: 63} \leftarrow(\mathrm{RT})_{0: 63}$
For each word element in the accumulator, the corresponding odd-numbered halfword unsigned-integer elements in RA and RB are multiplied. Each intermediate product is subtracted from the contents of the corresponding accumulator word. The results are placed into the corresponding RT and accumulator words.

## Special Registers Altered:

ACC

## Vector Multiply Halfwords, Odd, Unsigned, Saturate, Integer and Accumulate Negative into Words

EVX-form
evmhousianw RT,RA,RB

| 4 | RT | RA | RB |  | 1412 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  | 16 |

```
temp 0:31 \leftarrow (RA) 16:31 X Xi (RB) 16:31
temp}0:63 \leftarrow\operatorname{EXTZ}((ACC) 0:31) - EXTZ (temp 0:31
ovh }\leftarrow\mp@subsup{\mathrm{ temp 31}}{3}{
RT 0:31}\leftarrow\leftarrow\mathrm{ SATURATE (ovh, 0, 0x0000_0000, 0x0000_0000,
        temp 32:63)
temp 0:31}\leftarrow~(RA) 48:63 ( X ui (RB) 48:63
temp 0:63}\leftarrow\operatorname{EXTZ}((ACC) 32:63) - EXTZ (temp 0:31
ovl \leftarrow temp 31
RT 32:63}\leftarrow\leftarrow\mathrm{ SATURATE (ovl, 0, 0x0000_0000,0x0000_0000,
        temp32:63)
ACC 0:63}\leftarrow(\textrm{RT}\mp@subsup{)}{0:63}{
SPEFSCR 
SPEFSCR OV }
SPEFSCR
SPEFSCR 
```

For each word element in the accumulator, corresponding odd-numbered halfword unsigned-integer elements in RA and RB are multiplied producing a 32-bit product. Each 32-bit product is then subtracted from the corresponding word in the accumulator saturating if overflow occurs, and the result is placed in RT and the accumulator.

## Special Registers Altered:

ACC OV OVH SOV SOVH

Initialize Accumulator
EVX-form
evmra RT,RA

| 4 | RT | RA |  | I/I |  | 1220 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 |  | 11 |  |  | 31 |

```
ACC 0:63}\leftarrow(\textrm{RA}\mp@subsup{)}{0:63}{
RT 0:63}\leftarrow(\textrm{RA}\mp@subsup{)}{0:63}{
```

The contents of RA are placed into the accumulator and RT. This is the method for initializing the accumulator

Special Registers Altered:
ACC

## Vector Multiply Word High Signed, Modulo, Fractional EVX-form

evmwhsmf RT,RA,RB

| 4 | RT | RA | RB |  | 1103 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 |  | 11 |  |  |

temp $_{0: 63} \leftarrow(\mathrm{RA})_{0: 31} \mathrm{X}_{\text {sf }}(\mathrm{RB})_{0: 31}$
$\mathrm{RT}_{0: 31} \leftarrow$ temp $_{0: 31}$
temp $_{0: 63} \leftarrow(R A)_{32: 63} X_{\text {sf }}(R B)_{32: 63}$
$\mathrm{RT}_{32: 63} \leftarrow$ temp $_{0: 31}$
The corresponding word signed fractional elements in RA and RB are multiplied and bits 0:31 of the two products are placed into the two corresponding words of RT.

## Special Registers Altered:

None

## Vector Multiply Word High Signed, <br> Modulo, Integer EVX-form

evmwhsmi RT,RA,RB

| 4 |  | RT | RA | RB |  | 1101 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  |  |  |

$$
\begin{aligned}
& \operatorname{temp}_{0: 63} \leftarrow(\mathrm{RA})_{0: 31} \mathrm{X}_{\mathrm{si}}(\mathrm{RB})_{0: 31} \\
& \mathrm{RT}_{0: 31} \leftarrow \operatorname{temp}_{0: 31} \\
& \operatorname{temp}_{0: 63} \leftarrow(\mathrm{RA})_{32: 63} \mathrm{X}_{\text {si }} \quad(\mathrm{RB})_{32: 63} \\
& \mathrm{RT}_{32: 63} \leftarrow \text { temp }_{0: 31}
\end{aligned}
$$

The corresponding word signed-integer elements in RA and RB are multiplied. Bits 0:31 of the two 64-bit products are placed into the two corresponding words of RT.

## Special Registers Altered:

None

Vector Multiply Word High Signed, Modulo, Fractional to Accumulator EVX-form
evmwhsmfa RT,RA,RB

| 4 | RT | RA | RB |  | 1135 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 | 11 |  | 16 | 21 |  |

$$
\begin{aligned}
& \operatorname{temp}_{0: 63} \leftarrow(\mathrm{RA})_{0: 31} \mathrm{X}_{\mathrm{sf}}(\mathrm{RB})_{0: 31} \\
& \mathrm{RT}_{0: 31} \leftarrow \operatorname{temp}_{0: 31} \\
& \text { temp }_{0: 63} \leftarrow(\mathrm{RA})_{32: 63} \mathrm{X}_{\mathrm{sf}}(\mathrm{RB})_{32: 63} \\
& \mathrm{RT}_{32: 63} \leftarrow \mathrm{temp}_{0: 31} \\
& \mathrm{ACC}_{0: 63} \leftarrow(\mathrm{RT})_{0: 63}
\end{aligned}
$$

The corresponding word signed fractional elements in RA and RB are multiplied and bits 0:31 of the two products are placed into the two corresponding words of RT and into the accumulator.

## Special Registers Altered:

ACC

## Vector Multiply Word High Signed, Modulo, Integer to AccumulatorEVX-form

evmwhsmia RT,RA,RB

| 4 |
| :--- |
| 0 |

The corresponding word signed-integer elements in RA and RB are multiplied. Bits 0:31 of the two 64-bit products are placed into the two corresponding words of RT and into the accumulator

Special Registers Altered:
ACC

## Vector Multiply Word High Signed, Saturate, Fractional EVX-form

evmwhssf RT,RA,RB

| 4 |  | RT | RA | RB |  | 1095 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  |  |  |  |

```
temp \(_{0: 63} \leftarrow(\mathrm{RA})_{0: 31} \mathrm{X}_{\text {sf }}(\mathrm{RB})_{0: 31}\)
if ( (RA) \(\left.0: 31=0 \times 8000 \_0000\right) \&\left((\mathrm{RB})_{0: 31}=0 \times 8000 \_0000\right)\)
then
    \(\mathrm{RT}_{0: 31} \leftarrow 0 \mathrm{x} 7 \mathrm{FFF}\) _FFFF
    movh \(\leftarrow 1\)
else
    \(\mathrm{RT}_{0: 31} \leftarrow\) temp \(_{0: 31}\)
    movh \(\leftarrow 0\)
temp \(_{0: 63} \leftarrow(\mathrm{RA})_{32: 63} \mathrm{X}_{\text {sf }}(\mathrm{RB})_{32: 63}\)
if ( (RA) \(\left.32: 63=0 \times 8000 \_0000 \&(R B)_{32: 63}=0 \times 8000 \_0000\right)\)
then
    \(\mathrm{RT}_{32: 63} \leftarrow 0 \mathrm{x} 7 \mathrm{FFF}\) _FFFF
    movl \(\leftarrow 1\)
else
    \(\mathrm{RT}_{32: 63} \leftarrow\) temp \(_{0: 31}\)
    movl \(\leftarrow 0\)
SPEFSCR \(_{\text {OvH }} \leftarrow\) movh
SPEFSCR \(_{\text {ov }} \leftarrow \mathrm{movl}\)
SPEFSCR \(_{\text {SOVH }} \leftarrow\) SPEFSCR \(_{\text {SOVH }} \mid\) movh
SPEFSCR \(_{\text {SOV }} \leftarrow\) SPEFSCR \(_{\text {SOV }} \mid\) movl
```

The corresponding word signed fractional elements in RA and RB are multiplied. Bits 0:31 of each product are placed into the corresponding words of RT. If both inputs are -1.0 , the result saturates to the largest positive signed fraction.

## Special Registers Altered: <br> OV OVH SOV SOVH

## Vector Multiply Word High Unsigned, Modulo, Integer EVX-form

evmwhumi RT,RA,RB

| 4 | RT | RA | RB |  | 1100 |
| :---: | :---: | :---: | :---: | :---: | :---: |

$$
\begin{aligned}
& \operatorname{temp}_{0: 63} \leftarrow(\mathrm{RA})_{0: 31} \times_{\text {ui }}(\mathrm{RB})_{0: 31} \\
& \mathrm{RT}_{0: 31} \leftarrow \mathrm{temp}_{0: 31} \\
& \text { temp }_{0: 63} \leftarrow(\mathrm{RA})_{32: 63} \times_{\text {ui }} \\
& \mathrm{RT}_{32: 63} \leftarrow \mathrm{RB}_{32: 63}
\end{aligned}
$$

The corresponding word unsigned-integer elements in RA and RB are multiplied. Bits 0:31 of the two products are placed into the two corresponding words of RT.

## Special Registers Altered:

None

Vector Multiply Word High Signed, Saturate, Fractional to Accumulator

EVX-form
evmwhssfa RT,RA,RB

| 4 | RT | RA | RB |  | 1127 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 |  |  |  |

```
temp \(_{0: 63} \leftarrow(\mathrm{RA})_{0: 31} \mathrm{X}_{\mathrm{sf}}(\mathrm{RB})_{0: 31}\)
if ( (RA) \(\left.0: 31=0 \times 8000 \_0000\right) \&\left((R B)_{0: 31}=0 \times 8000 \_0000\right)\)
then
    \(\mathrm{RT}_{0: 31} \leftarrow 0 \mathrm{x} 7 \mathrm{FFF}\) _FFFF
    movh \(\leftarrow 1\)
else
    \(\mathrm{RT}_{0: 31} \leftarrow\) temp \(_{0: 31}\)
    movh \(\leftarrow 0\)
temp \(_{0: 63} \leftarrow(\mathrm{RA})_{32: 63} \mathrm{X}_{\text {sf }}(\mathrm{RB})_{32: 63}\)
if ((RA) \(\left.32: 63=0 \times 8000 \_0000\right) \&\left((\mathrm{RB})_{32: 63}=0 \times 8000 \_0000\right)\)
then
    \(\mathrm{RT}_{32: 63} \leftarrow 0 \mathrm{x} 7 \mathrm{FFF}\) _FFFF
    movl \(\leftarrow 1\)
else
    \(\mathrm{RT}_{32: 63} \leftarrow\) temp \(_{0: 31}\)
    movl \(\leftarrow 0\)
\(A C C_{0: 63} \leftarrow(\mathrm{RT})_{0: 63}\)
SPEFSCR \(_{\text {ovH }} \leftarrow\) movh
SPEFSCR \(_{\text {OV }} \leftarrow \operatorname{movl}\)
SPEFSCR \(_{\text {SOVH }} \leftarrow\) SPEFSCR \(_{\text {SOVH }} \mid\) movh
SPEFSCR \(_{\text {Sov }} \leftarrow\) SPEFSCR \(_{\text {Sov }} \mid\) movl
```

The corresponding word signed fractional elements in RA and RB are multiplied. Bits 0:31 of each product are placed into the corresponding words of RT and into the accumulator. If both inputs are -1.0 , the result saturates to the largest positive signed fraction.

## Special Registers Altered:

ACC OV OVH SOV SOVH

## Vector Multiply Word High Unsigned, Modulo, Integer to AccumulatorEVX-form

evmwhumia RT,RA,RB

| 4 | RT | RA | RB |  | 1132 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | 11 |  |  |  |

$$
\begin{aligned}
& \operatorname{temp}_{0: 63} \leftarrow(\mathrm{RA})_{0: 31} \mathrm{X}_{\text {ui }}(\mathrm{RB})_{0: 31} \\
& \mathrm{RT}_{0: 31} \leftarrow \operatorname{temp}_{0: 31} \\
& \text { temp }_{0: 63} \leftarrow(\mathrm{RA})_{32: 63} \mathrm{X}_{\text {ui }} \quad(\mathrm{RB})_{32: 63} \\
& \mathrm{RT}_{32: 63} \leftarrow \operatorname{temp}_{0: 31} \\
& \mathrm{ACC}_{0: 63} \leftarrow(\mathrm{RT})_{0: 63}
\end{aligned}
$$

The corresponding word unsigned-integer elements in RA and RB are multiplied. Bits 0:31 of the two products are placed into the two corresponding words of RT and into the accumulator.
Special Registers Altered:
ACC

## Vector Multiply Word Low Signed, Modulo, Integer and Accumulate into Words <br> EVX-form

evmwlsmiaaw RT,RA,RB

| 4 |  | RT | RA | RB | 1353 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| 0 |  | 6 |  |  |  |  |  |

$$
\begin{aligned}
& \text { temp }_{0: 63} \leftarrow(\mathrm{RA})_{0: 31} \times_{\text {si }}(\mathrm{RB})_{0: 31} \\
& \mathrm{RT}_{0: 31} \leftarrow(\mathrm{ACC})_{0: 31}+\operatorname{temp}_{32: 63} \\
& \text { temp }_{0: 63} \leftarrow(\mathrm{RA})_{32: 63} \times_{\text {si }}(\mathrm{RB})_{32: 63} \\
& \mathrm{RT}_{32: 63} \leftarrow(\mathrm{ACC})_{32: 63}+\text { temp }_{32: 63} \\
& \mathrm{ACC}_{0: 63} \leftarrow(\mathrm{RT})_{0: 63}
\end{aligned}
$$

For each word element in the accumulator, the corresponding word signed-integer elements in RA and RB are multiplied. The least significant 32 bits of each intermediate product are added to the contents of the corresponding accumulator words, and the result is placed in RT and the accumulator.

## Special Registers Altered: ACC <br> Vector Multiply Word Low Signed, Saturate, Integer and Accumulate into Words

evmwlssiaaw RT,RA,RB

| 4 | RT | RA | RB | 1345 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | ---: |
| 0 |  |  | 11 |  |  |  |

```
tempo:63}\leftarrow(RA\mp@subsup{)}{0:31}{}\mp@subsup{X}{\mathrm{ si }}{}(\textrm{RB}\mp@subsup{)}{0:31}{0
temp 0:63}\leftarrow\operatorname{EXTS}((\operatorname{ACC}\mp@subsup{)}{0:31}{})+\operatorname{EXTS}(\mp@subsup{t}{emp}{32:63}
ovh }\leftarrow(\mp@subsup{\mathrm{ temp }}{31}{}\oplus\mp@subsup{\mathrm{ temp }}{32}{}
RT
            0x7FFF_FFFF, temp 32:63)
temp 0:63}\leftarrow(\textrm{RA}\mp@subsup{)}{32:63 ( }{\mathrm{ si }
temp 0:63}\leftarrow\in\operatorname{EXTS}((ACC) 32:63) + EXTS (temp 32:63)
ovl \leftarrow(temp 31 }\oplus\mp@subsup{\mathrm{ temp }}{32}{}
RT 32:63}\leftarrow\mathrm{ SATURATE (ovl, temp 31, 0x8000_0000,
                0x7FFF_FFFF, temp 32:63)
ACC 0:63}\leftarrow\leftarrow(\textrm{RT}\mp@subsup{)}{0:63}{
SPEFSCR ovH }\leftarrow\mathrm{ ovh
SPEFSCR ov }\leftarrow ov
SPEFSCR 
SPEFSCR Sov 
```

The corresponding word signed-integer elements in RA and RB are multiplied producing a 64-bit product. The least significant 32 bits of each product are then added to the corresponding word in the accumulator saturating if overflow occurs, and the result is placed in RT and the accumulator.

## Special Registers Altered:

ACC OV OVH SOV SOVH

## Vector Multiply Word Low Signed, Modulo, Integer and Accumulate Negative in Words

evmwlsmianw RT,RA,RB

| 4 | RT | RA | RB | 1481 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  |  |

$$
\begin{aligned}
& \operatorname{temp}_{0: 63} \leftarrow(\mathrm{RA})_{0: 31} \mathrm{X}_{\text {si }}(\mathrm{RB})_{0: 31} \\
& \mathrm{RT}_{0: 31} \leftarrow(\mathrm{ACC})_{0: 31}-\operatorname{temp}_{32: 63} \\
& \operatorname{temp}_{0: 63} \leftarrow(\mathrm{RA})_{32: 63} \mathrm{X}_{\text {si }}(\mathrm{RB})_{32: 63} \\
& \mathrm{RT}_{32: 63} \leftarrow(\mathrm{ACC})_{32: 63}-\text { temp } 22: 63 \\
& \mathrm{ACC}_{0: 63} \leftarrow(\mathrm{RT})_{0: 63}
\end{aligned}
$$

For each word element in the accumulator, the corresponding word elements in RA and RB are multiplied. The least significant 32 bits of each intermediate product are subtracted from the contents of the corresponding accumulator words and the result is placed in RT and the accumulator.

## Special Registers Altered:

## ACC

## Vector Multiply Word Low Signed, Saturate, Integer and Accumulate Negative in Words

evmwlssianw RT,RA,RB

| 4 | RT | RA | RB | 1473 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  |  |

$$
\begin{aligned}
& \text { temp }_{0: 63} \leftarrow(\mathrm{RA})_{0: 31} \mathrm{X}_{\text {si }}(\mathrm{RB})_{0: 31} \\
& \text { temp }_{0: 63} \leftarrow \operatorname{EXTS}\left((\operatorname{ACC})_{0: 31}\right)-\operatorname{EXTS}^{\left(\text {temp }_{32: 63}\right)} \\
& \text { ovh } \leftarrow\left(\text { temp }_{31} \oplus \text { temp }_{32}\right) \\
& \mathrm{RT}_{0: 31} \leftarrow \text { SATURATE (ovh, } \text { temp }_{31}, 0 x 8000 \_0000 \text {, } \\
& \text { 0x7FFF_FFFF, } \text { temp }_{32: 63} \text { ) } \\
& \text { temp }_{0: 63} \leftarrow(\mathrm{RA})_{32: 63} \mathrm{X}_{\text {si }}(\mathrm{RB})_{32: 63} \\
& \operatorname{temp}_{0: 63} \leftarrow \operatorname{EXTS}\left((\mathrm{ACC})_{32: 63}\right)-\operatorname{EXTS}\left(\text { temp }_{32: 63}\right) \\
& \text { ovl } \leftarrow\left(\text { temp }_{31} \oplus \text { temp }_{32}\right) \\
& \mathrm{RT}_{32: 63} \leftarrow \text { SATURATE (ovl, } \text { temp }_{31}, 0 \times 8000 \_0000 \text {, } \\
& \text { 0x7FFF_FFFF, } \text { temp }_{32: 63} \text { ) } \\
& \mathrm{ACC}_{0: 63} \leftarrow(\mathrm{RT})_{0: 63} \\
& \text { SPEFSCR }_{\text {ovh }} \leftarrow \text { ovh } \\
& \text { SPEFSCR }_{\text {ov }} \leftarrow \mathrm{ovl} \\
& \text { SPEFSCR }_{\text {sovi }} \leftarrow \text { SPEFSCR }_{\text {sovy }} \mid \text { ovh } \\
& \text { SPEFSCR }_{\text {sov }} \leftarrow \text { SPEFSCR }_{\text {Sov }} \mid \text { ovl }
\end{aligned}
$$

The corresponding word signed-integer elements in RA and RB are multiplied producing a 64 -bit product. The least significant 32 bits of each product are then subtracted from the corresponding word in the accumulator saturating if overflow occurs, and the result is placed in RT and the accumulator.

## Special Registers Altered:

ACC OV OVH SOV SOVH

## Vector Multiply Word Low Unsigned, Modulo, Integer <br> EVX-form

evmwlumi RT,RA,RB

| 4 |  | RT | RA | RB |  | 1096 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  |  |  |  |  |

$$
\begin{aligned}
& \operatorname{temp}_{0: 63} \leftarrow(\mathrm{RA})_{0: 31} \mathrm{X}_{\mathrm{ui}} \quad(\mathrm{RB})_{0: 31} \\
& \mathrm{RT}_{0: 31} \leftarrow \operatorname{temp}_{32: 63} \\
& \operatorname{temp}_{0: 63} \leftarrow(\mathrm{RA})_{32: 63} \mathrm{X}_{\mathrm{ui}} \quad(\mathrm{RB})_{32: 63} \\
& \mathrm{RT}_{32: 63} \leftarrow \operatorname{temp}_{32: 63}
\end{aligned}
$$

The corresponding word unsigned-integer elements in RA and RB are multiplied. The least significant 32 bits of each product are placed into the two corresponding words of RT.

## Special Registers Altered:

None

## Programming Note

The least significant 32 bits of the product are independent of whether the word elements in RA and RB are treated as signed or unsigned 32-bit integers.

Note that evmwlumi can be used for signed or unsigned integers.

## Vector Multiply Word Low Unsigned, Modulo, Integer and Accumulate into Words <br> EVX-form

evmwlumiaaw RT,RA,RB

| 4 |  | RT | RA | RB |  | 1352 |
| :--- | :--- | :--- | :--- | ---: | :--- | :--- |
| 0 |  |  |  | 11 |  | 16 |

$$
\begin{aligned}
& \operatorname{temp}_{0: 63} \leftarrow(R A)_{0: 31} X_{\text {ui }}(R B)_{0: 31} \\
& R_{0: 31} \leftarrow(A C C)_{0: 31}+\operatorname{temp}_{32: 63} \\
& \operatorname{temp}_{0: 63} \leftarrow(R A)_{32: 63} X_{\text {ui }}(R B)_{32: 63} \\
& R_{32: 63} \leftarrow(A C C)_{32: 63}+\operatorname{temp}_{32: 63} \\
& {A C C_{0: 63}}^{\leftarrow} \leftarrow(R T)_{0: 63}
\end{aligned}
$$

For each word element in the accumulator, the corresponding word unsigned-integer elements in RA and RB are multiplied. The least significant 32 bits of each product are added to the contents of the corresponding accumulator word and the result is placed in RT and the accumulator.

## Special Registers Altered:

ACC

## Vector Multiply Word Low Unsigned, Modulo, Integer to AccumulatorEVX-form

```
evmwlumia RT,RA,RB
```

| 4 | RT | RA | RB | 1128 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  |  | 11 | 16 |  |

temp $_{0: 63} \leftarrow(\mathrm{RA})_{0: 31} \mathrm{X}_{\mathrm{ui}}(\mathrm{RB})_{0: 31}$
$\mathrm{RT}_{0: 31} \leftarrow$ temp $_{32: 63}$
temp $_{0: 63} \leftarrow(\mathrm{RA})_{32: 63} \mathrm{X}_{\text {ui }} \quad(\mathrm{RB})_{32: 63}$
$\mathrm{RT}_{32: 63} \leftarrow$ temp $_{32: 63}$
$\mathrm{ACC}_{0: 63} \leftarrow(\mathrm{RT})_{0: 63}$
The corresponding word unsigned-integer elements in RA and RB are multiplied. The least significant 32 bits of each product are placed into the two corresponding words of RT and into the accumulator.

## Special Registers Altered:

## ACC

## Programming Note

The least significant 32 bits of the product are independent of whether the word elements in RA and RB are treated as signed or unsigned 32-bit integers.
Note that evmwlumia can be used for signed or unsigned integers.

## Vector Multiply Word Low Unsigned, Modulo, Integer and Accumulate Negative in Words <br> EVX-form

evmwlumianw RT,RA,RB

| 4 | RT | RA | RB |  | 1480 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 | 16 | 21 |  |

$$
\begin{aligned}
& \text { temp }_{0: 63} \leftarrow(R A)_{0: 31} \times_{\text {ui }}(R B)_{0: 31} \\
& \mathrm{RT}_{0: 31} \leftarrow(A C C)_{0: 31}-\operatorname{temp}_{32: 63} \\
& \text { temp }_{0: 63} \leftarrow(R A)_{32: 63} \times_{\text {ui }}(R B)_{32: 63} \\
& {R T_{32: 63}}^{4}(\mathrm{ACC})_{32: 63}-\operatorname{temp}_{32: 63} \\
& A C C_{0: 63} \leftarrow(R T)_{0: 63}
\end{aligned}
$$

For each word element in the accumulator, the corresponding word unsigned-integer elements in RA and RB are multiplied. The least significant 32 bits of each product are subtracted from the contents of the corresponding accumulator word and the result is placed in RT and the accumulator.

## Special Registers Altered:

ACC

## Vector Multiply Word Low Unsigned, Saturate, Integer and Accumulate into Words <br> EVX-form

evmwlusiaaw RT,RA,RB

| 4 | RT | RA | RB |  | 1344 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 |  | 11 |  |  |  |

```
temp 0:63}\mp@code{(RA) 0:31 雉 (RB) 0:31
tempo:63}\leftarrow EXTZ((ACC) 0:31 ) + EXTZ (temp 32:63
ovh }\leftarrow\mp@subsup{\mathrm{ temp }}{31}{
RT 0:31}\leftarrow\leftarrow\mathrm{ SATURATE (ovh, 0, OxFFFF_FFFF, OXFFFF_FFFF,
    temp 32:63)
temp 0:63}\mp@code{\leftarrow(RA) 32:63 知 (RB) 32:63
temp}0:63 \leftarrow EXTZ ((ACC) 32:63) + EXTZ (temp (22:63)
ovl }\leftarrow\mp@subsup{\mathrm{ temp 31}}{}{\prime
RT 32:63}\leftarrow SATURATE (ovl, 0, OxFFFF_FFFF
        0xFFFF_FFFF, temp 32:63)
ACCO:63}\leftarrow(\textrm{RT}\mp@subsup{)}{0:63}{
SPEFSCR 
SPEFSCROv}* \leftarrow ov
SPEFSCR 
SPEFSCR Sov }\leftarrow\mp@subsup{\mathrm{ SPEFSCR Sov }}{\mathrm{ S Ovl}}{\mathrm{ SN}
```

For each word element in the accumulator, corresponding word unsigned-integer elements in RA and RB are multiplied producing a 64-bit product. The least significant 32 bits of each product are then added to the corresponding word in the accumulator saturating if overflow occurs, and the result is placed in RT and the accumulator.

## Special Registers Altered:

ACC OV OVH SOV SOVH

## Vector Multiply Word Signed, Modulo, Fractional EVX-form

evmwsmf RT,RA,RB

| 4 | RT | RA | RB |  | 1115 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  |  | 11 |  |  |

$$
\mathrm{RT}_{0: 63} \leftarrow(\mathrm{RA})_{32: 63} \mathrm{X}_{\text {sf }}(\mathrm{RB})_{32: 63}
$$

The corresponding low word signed fractional elements in RA and RB are multiplied. The product is placed in RT.

## Special Registers Altered:

None

## Vector Multiply Word Low Unsigned, Saturate, Integer and Accumulate Negative in Words <br> EVX-form

evmwlusianw RT,RA,RB

| 4 | RT | RA | RB | 1472 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 |  | 11 |  |  |

```
temp 0:63}\leftarrow(\textrm{RA}\mp@subsup{)}{0:31}{}\mp@subsup{X}{\mathrm{ ui }}{}(\textrm{RB}\mp@subsup{)}{0:31}{
tempo:63}\leftarrow\leftarrow\operatorname{EXTZ}((\textrm{ACC})0:31)-\operatorname{EXTZ}(\mp@subsup{t}{0.mp}{32:63}
ovh }\leftarrow\mp@subsup{\mathrm{ temp }}{31}{
RT}0:31 \leftarrow SATURATE (ovh, 0, 0x0000_0000, 0x0000_0000
            temp 32:63)
temp 0:63}\leftarrow*(RA\mp@subsup{)}{32:63 ( }{\mathrm{ ui (RB) 32:63}
temp 0:63}\leftarrow\leftarrow\operatorname{EXTZ}((ACC) 32:63)- EXTZ (temp 32:63
ovl }\leftarrow\mp@subsup{\mathrm{ temp }}{31}{
RT}32:63 \leftarrow SATURATE (ovl, 0, 0x0000_0000,
                0x0000_0000, temp 32:63)
ACC 0:63}\leftarrow~(RT\mp@subsup{)}{0:63}{
SPEFSCR 
SPEFSCR ov }\leftarrow ov
SPEFSCR SovH
SPEFSCR Sov }\leftarrow\mp@subsup{\mathrm{ SPEFSCR Sov | Ovl}}{}{\prime
```

For each word element in the accumulator, corresponding word unsigned-integer elements in RA and RB are multiplied producing a 64-bit product. The least significant 32 bits of each product are then subtracted from the corresponding word in the accumulator saturating if overflow occurs, and the result is placed in RT and the accumulator.

## Special Registers Altered:

ACC OV OVH SOV SOVH

## Vector Multiply Word Signed, Modulo, Fractional to Accumulator EVX-form

evmwsmfa RT,RA,RB

| 4 | RT | RA | RB |  | 1147 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  |  |

$\mathrm{RT}_{0: 63} \leftarrow(\mathrm{RA})_{32: 63} \mathrm{X}_{\text {sf }}(\mathrm{RB})_{32: 63}$
$\mathrm{ACC}_{0: 63} \leftarrow(\mathrm{RT})_{0: 63}$
The corresponding low word signed fractional elements in RA and RB are multiplied. The product is placed in RT and into the accumulator.

Special Registers Altered:
ACC

## Vector Multiply Word Signed, Modulo, Fractional and Accumulate EVX-form

evmwsmfaa RT,RA,RB

| 4 | RT | RA | RB |  | 1371 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  |  |  |

```
temp 0:63}\mp@code{\leftarrow(RA) 32:63 知 (RB) 32:63
RT}\mp@subsup{0}{0:63}{}\leftarrow(ACC\mp@subsup{)}{0:63}{}+\mp@subsup{t}{\mathrm{ temp 0:63}}{0
```

$\mathrm{ACC}_{0: 63} \leftarrow(\mathrm{RT})_{0: 63}$

The corresponding low word signed fractional elements in RA and RB are multiplied. The intermediate product is added to the contents of the 64-bit accumulator and the result is placed in RT and the accumulator.

## Special Registers Altered:

ACC

## Vector Multiply Word Signed, Modulo, Integer EVX-form

evmwsmi RT,RA,RB

| 4 | RT | RA | RB |  | 1113 |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  |  | 11 |  |  |

$\mathrm{RT}_{0: 63} \leftarrow(\mathrm{RA})_{32: 63} \mathrm{X}_{\text {si }}(\mathrm{RB})_{32: 63}$
The low word signed-integer elements in RA and RB are multiplied. The product is placed in RT.

## Special Registers Altered: <br> None

## Vector Multiply Word Signed, Modulo, Integer and Accumulate <br> EVX-form

evmwsmiaa RT,RA,RB

| 4 | RT | RA | RB |  | 1369 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 61 |  |  |  |

temp $_{0: 63} \leftarrow(\mathrm{RA})_{32: 63} \mathrm{X}_{\text {si }}(\mathrm{RB})_{32: 63}$
$\mathrm{RT}_{0: 63} \leftarrow(\mathrm{ACC})_{0: 63}+$ temp $_{0: 63}$
$\mathrm{ACC}_{0: 63} \leftarrow(\mathrm{RT})_{0: 63}$
The low word signed-integer elements in RA and RB are multiplied. The intermediate product is added to the contents of the 64-bit accumulator and the result is placed in RT and the accumulator.
Special Registers Altered:
ACC

Vector Multiply Word Signed, Modulo, Fractional and Accumulate Negative

EVX-form
evmwsmfan RT,RA,RB

| 4 | RT | RA | RB |  | 1499 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 |  | 11 |  |  |

$$
\begin{aligned}
& \text { temp }_{0: 63} \leftarrow(\mathrm{RA})_{32: 63} \mathrm{X}_{\text {sf }}(\mathrm{RB})_{32: 63} \\
& \mathrm{RT}_{0: 63} \leftarrow(\mathrm{ACC})_{02: 63}-\text { temp } \\
& \mathrm{ACC}_{0: 63} \leftarrow(\mathrm{RT})_{0: 63}
\end{aligned}
$$

The corresponding low word signed fractional elements in RA and RB are multiplied. The intermediate product is subtracted from the contents of the accumulator and the result is placed in RT and the accumulator.

## Special Registers Altered:

## ACC

## Vector Multiply Word Signed, Modulo, Integer to Accumulator <br> EVX-form

evmwsmia RT,RA,RB

| 4 | RT | RA | RB |  | 1145 |  |  |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| 0 |  |  |  | 11 |  |  |  |

$\mathrm{RT}_{0: 63} \leftarrow(\mathrm{RA})_{32: 63} \mathrm{X}_{\mathrm{si}}(\mathrm{RB})_{32: 63}$
$\mathrm{ACC}_{0: 63} \leftarrow(\mathrm{RT})_{0: 63}$
The low word signed-integer elements in RA and RB are multiplied. The product is placed in RT and the accumulator.

Special Registers Altered:
ACC

## Vector Multiply Word Signed, Modulo, Integer and Accumulate Negative

 EVX-formevmwsmian RT,RA,RB

| 4 | RT | RA | RB |  | 1497 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 6 |  | 11 | 16 |  |  |

$$
\begin{aligned}
& \operatorname{temp}_{0: 63} \leftarrow(\mathrm{RA})_{32: 63} \mathrm{X}_{\text {si }}(\mathrm{RB})_{32: 63} \\
& \mathrm{RT}_{0: 63} \leftarrow(\mathrm{ACC})_{0: 63}-\text { temp }_{0: 63} \\
& \mathrm{ACC}_{0: 63} \leftarrow(\mathrm{RT})_{0: 63}
\end{aligned}
$$

The low word signed-integer elements in RA and RB are multiplied. The intermediate product is subtracted from the contents of the 64-bit accumulator and the result is placed in RT and the accumulator.

## Special Registers Altered:

ACC

## Vector Multiply Word Signed, Saturate, Fractional <br> EVX-form

evmwssf RT,RA,RB

| 4 |  | RT | RA | RB |  | 1107 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  |  |  |

```
temp 0:63}\mp@code{\leftarrow(RA) 32:63 X X Sf (RB) 32:63
if ((RA) 32:63 = 0x8000_0000) & (RB 32:63 =0x8000_0000)
then
    RT
    mov \leftarrow1
else
    RT
    mov \leftarrow0
SPEFSCR 
SPEFSCR ov }\leftarrow\textrm{mov
SPEFSCR 
```

The low word signed fractional elements in RA and RB are multiplied. The 64-bit product is placed in RT. If both inputs are -1.0 , the result saturates to the largest positive signed fraction.

## Special Registers Altered:

OV OVH SOV

Vector Multiply Word Signed, Saturate, Fractional to Accumulator EVX-form
evmwssfa RT,RA,RB

| 4 | RT | RA | RB |  | 1139 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 |  | 11 |  | 21 |  |

```
temp 0:63}\leftarrow\leftarrow(RA) 32:63 X X Sf (RB) 32:63
if ((RA) 32:63=0x8000_0000)&((RB) 32:63=0x8000_0000)
then
    RT 0:63}\leftarrow\leftarrow0x7FFF__FFFF_FFFF_FFF
    mov \leftarrow1
else
    RT 0:63}\leftarrow\leftarrow\mp@subsup{temp 0:63}{}{0
    mov \leftarrow0
ACC 0:63}\leftarrow(\textrm{RT}\mp@subsup{)}{0:63}{
SPEFSCR 
SPEFSCR Ov }\leftarrow\mathrm{ mov
SPEFSCR 
```

The low word signed fractional elements in RA and RB are multiplied. The 64-bit product is placed in RT and into the accumulator. If both inputs are -1.0, the result saturates to the largest positive signed fraction.

Special Registers Altered:
ACC OV OVH SOV

## Vector Multiply Word Signed, Saturate, Fractional and Accumulate EVX-form

evmwssfaa RT,RA,RB

| 4 | RT | RA | RB |  | 1363 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  |  |  |

```
temp 0:63}\leftarrow\leftarrow(RA) 32:63 X X Sf (RB) 32:63
if ((RA) 32:63=0x8000_0000)&((RB) 32:63=0x8000_0000)
then
    temp 0:63}\leftarrow~0x7FFF_FFFF_EFFF_FFF
    mov \leftarrow }\leftarrow
else
    mov \leftarrow0
temp 0:64 \leftarrowEXTS((ACC) 0:63) + EXTS (temp 0:63)
ov}\leftarrow(\mp@subsup{t}{}{\prime}m\mp@subsup{m}{0}{}\oplus\mp@subsup{t}{}{\mathrm{ temp}}1
RT
ACC 0:63}\leftarrow\leftarrow(RT\mp@subsup{)}{0:63}{
SPEFSCR 
SPEFSCR OV 
SPEFSCR SOV }\leftarrow\mp@subsup{\mathrm{ SPEFSCR SOV | ov | mov}}{\mathrm{ SN}}{
```

The low word signed fractional elements in RA and RB are multiplied producing a 64-bit product. If both inputs are -1.0 , the product saturates to the largest positive signed fraction. The 64-bit product is then added to the accumulator and the result is placed in RT and the accumulator.

## Special Registers Altered: <br> ACC OV OVH SOV <br> Vector Multiply Word Unsigned, Modulo, Integer EVX-form

$$
\text { evmwumi } \quad R T, R A, R B
$$

| 4 | RT | RA | RB |  | 1112 |  |  |
| :--- | :--- | :--- | :--- | :---: | :--- | :--- | :--- |
| 0 |  |  | 11 | 16 | 21 |  | ${ }_{31}$ |

$$
\mathrm{RT}_{0: 63} \leftarrow(\mathrm{RA})_{32: 63} \mathrm{X}_{\mathrm{ui}}(\mathrm{RB})_{32: 63}
$$

The low word unsigned-integer elements in RA and RB are multiplied to form a 64-bit product that is placed in RT.

## Special Registers Altered:

None

Vector Multiply Word Signed, Saturate, Fractional and Accumulate Negative

EVX-form
evmwssfan RT,RA,RB

| 4 |  | RT | RA | RB |  | 1491 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

```
temp 0:63}\leftarrow(RA) 32:63 矢和 (RB) 32:63
if ((RA) 32:63=0x8000_0000)&((RB) 32:63=0x8000_0000)
then
    temp 0:63}\mp@code{\leftarrow0x7FFF_FFFF_FFFF_FFFF
    mov \leftarrow1
else
    mov \leftarrow0
temp 0:64}\leftarrow\in\operatorname{EXTS}((ACC) 0:63) - EXTS (temp 0:63
ov \leftarrow(tempo }\oplus\mp@subsup{t}{0}{\prime
RT}\mp@subsup{|}{0:63}{}\leftarrow\mp@subsup{temp}{1:64}{
ACC 0:63}\leftarrow(\textrm{RT}\mp@subsup{)}{0:63}{
SPEFSCR 
SPEFSCR OV }\leftarrow\mathrm{ ov | mov
SPEFSCR SOv }\leftarrow\mp@subsup{\mathrm{ SPEFSCR }}{\mathrm{ SOv }}{|}| ov | mov
```

The low word signed fractional elements in RA and RB are multiplied producing a 64-bit product. If both inputs are -1.0 , the product saturates to the largest positive signed fraction. The 64 -bit product is then subtracted from the accumulator and the result is placed in RT and the accumulator.

## Special Registers Altered:

ACC OV OVH SOV

## Vector Multiply Word Unsigned, Modulo, Integer to Accumulator EVX-form

```
evmwumia RT,RA,RB
```

| 4 | RT | RA | RB |  | 1144 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  | 16 |

$$
\begin{aligned}
& \mathrm{RT}_{0: 63} \leftarrow(\mathrm{RA})_{32: 63} \times_{\mathrm{ui}}(\mathrm{RB})_{32: 63} \\
& \mathrm{ACC}_{0: 63} \leftarrow(\mathrm{RT})_{0: 63}
\end{aligned}
$$

The low word unsigned-integer elements in RA and RB are multiplied to form a 64-bit product that is placed in RT and into the accumulator.
Special Registers Altered:
ACC

## Vector Multiply Word Unsigned, Modulo, Integer and Accumulate EVX-form

evmwumiaa RT,RA,RB

| 4 | RT | RA | RB |  | 1368 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  | 16 |  |  |

$$
\begin{aligned}
& \operatorname{temp}_{0: 63} \leftarrow(\mathrm{RA})_{32: 63} \mathrm{X}_{\mathrm{ui}}(\mathrm{RB})_{32: 63} \\
& \mathrm{RT}_{0: 63} \leftarrow(\mathrm{ACC})_{0: 63}+\text { temp }_{0: 63} \\
& \mathrm{ACC}_{0: 63} \leftarrow(\mathrm{RT})_{0: 63}
\end{aligned}
$$

The low word unsigned-integer elements in RA and RB are multiplied. The intermediate product is added to the contents of the 64-bit accumulator, and the resulting value is placed into the accumulator and in RT.

## Special Registers Altered: <br> ACC

## Vector NAND

EVX-form
evnand RT,RA,RB

| 4 | RT | RA | RB |  | 542 |  |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| 0 |  |  |  | 11 |  |  |

$\mathrm{RT}_{0: 31} \leftarrow \neg\left((\mathrm{RA})_{0: 31} \&(\mathrm{RB})_{0: 31}\right)$
$\mathrm{RT}_{32: 63} \leftarrow \neg\left((\mathrm{RA})_{32: 63} \&(\mathrm{RB})_{32: 63}\right)$
Each element of RA and RB is bitwise NANDed. The result is placed in the corresponding element of RT.

## Special Registers Altered:

None

## Vector Multiply Word Unsigned, Modulo, Integer and Accumulate Negative EVX-form

evmwumian RT,RA,RB

| 4 | RT | RA | RB | 1496 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  |  |

$$
\begin{aligned}
& \operatorname{temp}_{0: 63} \leftarrow(\mathrm{RA})_{32: 63} \mathrm{X}_{\mathrm{ui}}(\mathrm{RB})_{32: 63} \\
& \mathrm{RT}_{0: 63} \leftarrow(\mathrm{ACC})_{0: 63}-\text { temp }_{0: 63} \\
& \mathrm{ACC}_{0: 63} \leftarrow(\mathrm{RT})_{0: 63}
\end{aligned}
$$

The low word unsigned-integer elements in RA and RB are multiplied. The intermediate product is subtracted from the contents of the 64-bit accumulator, and the resulting value is placed into the accumulator and in RT.

Special Registers Altered:
ACC

Vector Negate
EVX-form
evneg RT,RA

| 4 | RT | RA | I/I | 521 |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 |  | 11 |  |  |  |

$\operatorname{RT}_{0: 31} \leftarrow \operatorname{NEG}\left((\mathrm{RA})_{0: 31}\right)$
$\mathrm{RT}_{32: 63} \leftarrow \mathrm{NEG}\left((\mathrm{RA})_{32: 63}\right)$
The negative of each element of RA is placed in RT. The negative of $0 \times 8000 \_0000$ (most negative number) returns 0x8000_0000.

## Special Registers Altered:

None

## Vector NOR

EVX-form
evnor
RT,RA,RB

| 4 | RT | RA | RB |  | 536 |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| 0 |  |  |  | 11 |  |  |

$\mathrm{RT}_{0: 31} \leftarrow \neg\left((\mathrm{RA})_{0: 31} \mid(\mathrm{RB})_{0: 31}\right)$
$\mathrm{RT}_{32: 63} \leftarrow \neg\left((\mathrm{RA})_{32: 63} \mid(\mathrm{RB})_{32: 63}\right)$
Each element of RA and RB is bitwise NORed. The result is placed in the corresponding element of RT.

## Special Registers Altered:

## None

## Extended Mnemonics:

Extended mnemonics are provided for the Vector NOR instruction to produce a vector bitwise complement operation.

```
Extended: Equivalent to:
evnot RT,RA evnor RT,RA,RA
```


## Vector OR with Complement

EVX-form
evorc RT,RA,RB

| 4 | RT | RA | RB |  | 539 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | 11 |  |  |

$$
\begin{array}{ll}
\mathrm{RT}_{0: 31} \leftarrow(\mathrm{RA})_{0: 31} \mid & \left(\neg(\mathrm{RB})_{0: 31}\right) \\
\mathrm{RT}_{32: 63} \leftarrow(\mathrm{RA})_{32: 63} \mid & \left(\neg(\mathrm{RB})_{32: 63}\right)
\end{array}
$$

Each element of RA is bitwise ORed with the complement of RB. The result is placed in the corresponding element of RT.

## Special Registers Altered:

None

Vector OR
EVX-form
evor RT,RA,RB

| 4 | RT | RA | RB | 535 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  |  |  |  |

$\mathrm{RT}_{0: 31} \leftarrow(\mathrm{RA})_{0: 31} \mid(\mathrm{RB})_{0: 31}$
$\mathrm{RT}_{32: 63} \leftarrow(\mathrm{RA})_{32: 63} \mid(\mathrm{RB})_{32:}$
Each element of RA and RB is bitwise ORed. The result is placed in the corresponding element of RT.

## Special Registers Altered:

None

## Extended Mnemonics:

Extended mnemonics are provided for the Vector OR instruction to provide a 64-bit vector move instruction.

```
Extended: Equivalent to:
evmr RT,RA evor RT,RA,RA
```

Vector Rotate Left Word
EVX-form
evrlw RT,RA,RB

| 4 | RT | RA | RB |  | 552 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | 11 |  |  |

```
nh}\leftarrow(\textrm{RB}\mp@subsup{)}{27:31}{
nl}\leftarrow(\textrm{RB}\mp@subsup{)}{59:63}{
RT}0:31*ROTL((RA) 0:31, nh
RT}\mp@subsup{\mp@code{32:63}}{}{~
```

Each of the high and low elements of RA is rotated left by an amount specified in RB. The result is placed in RT. Rotate values for each element of RA are found in bit positions $\mathrm{RB}_{27: 31}$ and $\mathrm{RB}_{59: 63}$.

## Special Registers Altered:

None

## Vector Rotate Left Word Immediate

EVX-form
evrlwi RT,RA,UI

| 4 | RT | RA | UI |  | 554 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 |  | 11 |  | 21 |  |

$\mathrm{n} \leftarrow \mathrm{UI}$
$\mathrm{RT}_{0: 31} \leftarrow \mathrm{ROTL}\left((\mathrm{RA})_{0: 31}, \mathrm{n}\right)$
$\mathrm{RT}_{32: 63} \leftarrow \operatorname{ROTL}\left((\mathrm{RA})_{32: 63,} \mathrm{n}\right)$
Both the high and low elements of RA are rotated left by an amount specified by UI.

## Special Registers Altered:

None

## Vector Select

EVS-form
evsel RT,RA,RB,BFA

| 4 |  | RT | RA | RB |  | 79 | BFA  <br> 29 31 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

If the most significant bit in the BFA field of CR is set to 1, the high-order element of RA is placed in the high-order element of RT; otherwise, the high-order element of RB is placed into the high-order element of RT. If the next most significant bit in the BFA field of CR is set to 1 , the low-order element of RA is placed in the low-order element of RT, otherwise, the low-order element of RB is placed into the low-order element of RT.

## Special Registers Altered:

None

```
ch}\leftarrow\mp@subsup{\textrm{CR}}{\textrm{BFAX4}}{
```

ch}\leftarrow\mp@subsup{\textrm{CR}}{\textrm{BFAX4}}{
cl}\leftarrow\mp@subsup{\textrm{CR}}{\mathrm{ BFAX4+1}}{
cl}\leftarrow\mp@subsup{\textrm{CR}}{\mathrm{ BFAX4+1}}{
if (ch = 1) then }\mp@subsup{\textrm{RT}}{0:31}{}\leftarrow(\textrm{RA}\mp@subsup{)}{0:31}{
if (ch = 1) then }\mp@subsup{\textrm{RT}}{0:31}{}\leftarrow(\textrm{RA}\mp@subsup{)}{0:31}{
else RT
else RT
if (cl = 1) then RT }\mp@subsup{\textrm{RT}}{32:63}{}\leftarrow(\textrm{RA})32:6
if (cl = 1) then RT }\mp@subsup{\textrm{RT}}{32:63}{}\leftarrow(\textrm{RA})32:6
else RT 32:63}\leftarrow(\textrm{RB}\mp@subsup{)}{32:63}{

```
else RT 32:63}\leftarrow(\textrm{RB}\mp@subsup{)}{32:63}{
```

Vector Round Word
EVX-form
evrndw RT,RA

| 4 | RT | RA |  | I/I |  | 524 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

$\mathrm{RT}_{0: 31} \leftarrow\left((\mathrm{RA})_{0: 31}+0 \times 00008000\right) \& 0 x F F F F 0000$
$\mathrm{RT}_{32: 63} \leftarrow\left((\mathrm{RA})_{32: 63}+0 \times 00008000\right) \& 0 \times \mathrm{xFFFF} 0000$
The 32-bit elements of RA are rounded into 16 bits. The result is placed in RT. The resulting 16 bits are placed in the most significant 16 bits of each element of RT, zeroing out the low-order 16 bits of each element.

## Special Registers Altered:

None
Vector Shift Left Word
EVX-form
evslw RT,RA,RB

| 4 | RT | RA | RB | 548 |  |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| 0 |  |  |  | 11 |  |  |

$$
\begin{aligned}
& \mathrm{nh} \leftarrow(\mathrm{RB})_{26: 31} \\
& \mathrm{nl} \leftarrow(\mathrm{RB})_{58: 63} \\
& \mathrm{RT}_{0: 31} \leftarrow \mathrm{SL}\left((\mathrm{RA})_{0: 31}, \mathrm{nh}\right) \\
& \mathrm{RT}_{32: 63} \leftarrow \mathrm{SL}\left((\mathrm{RA})_{32: 63, ~ \mathrm{nl})}\right.
\end{aligned}
$$

Each of the high and low elements of RA is shifted left by an amount specified in RB. The result is placed in RT. The separate shift amounts for each element are specified by 6 bits in RB that lie in bit positions 26:31 and 58:63.

Shift amounts from 32 to 63 give a zero result.

## Special Registers Altered:

None

## Vector Splat Fractional Immediate EVX-form

## evsplatfi RT,SI

| 4 | RT | SI |  | I/I |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | 555 |  |  |

$$
\begin{aligned}
& \mathrm{RT}_{0: 31} \leftarrow \mathrm{SI} \|\left.\right|^{27} 0 \\
& \mathrm{RT}_{32: 63} \leftarrow \mathrm{SI}| | \\
&
\end{aligned}{ }^{27} 0
$$

The value specified by SI is padded with trailing zeros and placed in both elements of RT. The SI ends up in bit positions $\mathrm{RT}_{0: 4}$ and $\mathrm{RT}_{32: 36}$.

## Special Registers Altered:

None

## Vector Shift Right Word Immediate Signed

 EVX-formevsrwis RT,RA,UI

| 4 | RT | RA | UI |  | 547 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  |  |  |

$\mathrm{n} \leftarrow \mathrm{UI}$
$\mathrm{RT}_{0: 31} \leftarrow \operatorname{EXTS}\left((\mathrm{RA})_{0: 31-\mathrm{n}}\right)$
$\mathrm{RT}_{32: 63} \leftarrow \operatorname{EXTS}\left((\mathrm{RA})_{32: 63-\mathrm{n}}\right)$

Both high and low elements of RA are shifted right by the 5 -bit UI value. Bits in the most significant positions vacated by the shift are filled with a copy of the sign bit

## Special Registers Altered:

None

## Vector Shift Left Word Immediate EVX-form

```
evslwi RT,RA,UI
```

| 4 | RT | RA | UI |  | 550 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  | 16 |  | 21 |

$\mathrm{n} \leftarrow \mathrm{UI}$
$\mathrm{RT}_{0: 31} \leftarrow \mathrm{SL}\left((\mathrm{RA})_{0: 31}, \mathrm{n}\right)$
$\mathrm{RT}_{32: 63} \leftarrow \mathrm{SL}\left((\mathrm{RA})_{32: 63,} \mathrm{n}\right)$
Both high and low elements of RA are shifted left by the 5 -bit UI value and the results are placed in RT.

## Special Registers Altered:

None

Vector Splat Immediate
EVX-form
evsplati RT,SI

| 4 | RT |  | SI |  | I/I |  | 553 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  | 16 |  |

$\mathrm{RT}_{0: 31} \leftarrow \operatorname{EXTS}(\mathrm{SI})$
$\mathrm{RT}_{32: 63} \leftarrow \operatorname{EXTS}(\mathrm{SI})$
The value specified by SI is sign extended and placed in both elements of RT.

Special Registers Altered:
None

## Vector Shift Right Word Immediate Unsigned

evsrwiu RT,RA,UI

| 4 | RT | RA | UI |  | 546 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  | 16 |

$\mathrm{n} \leftarrow \mathrm{UI}$
$\mathrm{RT}_{0: 31} \leftarrow \operatorname{EXTZ}\left((\mathrm{RA})_{0: 31-\mathrm{n}}\right)$
$\mathrm{RT}_{32: 63} \leftarrow \operatorname{EXTZ}\left((\mathrm{RA})_{32: 63-\mathrm{n}}\right)$
Both high and low elements of RA are shifted right by the 5-bit UI value; zeros are shifted into the most significant position.

## Special Registers Altered:

None

Vector Shift Right Word Signed EVX-form
evsrws
RT,RA,RB

| 4 | RT | RA | RB | 545 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 |  | 11 |  |  |

```
nh}\leftarrow(\textrm{RB}\mp@subsup{)}{26:31}{2
nl \leftarrow }\leftarrow(\textrm{RB}\mp@subsup{)}{58:63}{
RT}0:31 \leftarrowEXTS((RA) 0:31-nh)
RT 32:63}\leftarrow\operatorname{EXTS}((RA) 32:63-nl) 
```

Both the high and low elements of RA are shifted right by an amount specified in RB. The result is placed in RT. The separate shift amounts for each element are specified by 6 bits in RB that lie in bit positions 26:31 and $58: 63$. The sign bits are shifted into the most significant position.

Shift amounts from 32 to 63 give a result of 32 sign bits.
Special Registers Altered:
None

## Vector Store Double of Double EVX-form

 evstdd RS,D(RA)| 4 | RS | RA | UI | 801 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |

```
if (RA = 0) then b \leftarrow0
else b \leftarrow (RA)
EA \leftarrowb + EXTZ (UIX8)
MEM (EA,8) \leftarrow(RS) 0:63
```

D in the instruction mnemonic is $\mathrm{UI} \times 8$. The contents of RS are stored as a doubleword in storage addressed by EA.

## Special Registers Altered:

None

Vector Shift Right Word Unsigned
EVX-form
evsrwu RT,RA,RB

| 4 | RT | RA | RB |  | 544 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 |  | 11 |  |  |

$\mathrm{nh} \leftarrow(\mathrm{RB})_{26: 31}$
$\mathrm{nl} \leftarrow(\mathrm{RB})_{58: 63}$
$\mathrm{RT}_{0: 31} \leftarrow \operatorname{EXTZ}\left((\mathrm{RA})_{0: 31-\mathrm{nh})}\right.$
$\mathrm{RT}_{32: 63} \leftarrow \operatorname{EXTZ}\left((\mathrm{RA})_{32: 63-\mathrm{nl}}\right)$

Both the high and low elements of RA are shifted right by an amount specified in RB. The result is placed in RT. The separate shift amounts for each element are specified by 6 bits in RB that lie in bit positions 26:31 and $58: 63$. Zeros are shifted into the most significant position.

Shift amounts from 32 to 63 give a zero result.
Special Registers Altered:
None

## Vector Store Double of Double Indexed EVX-form

evstddx RS,RA,RB

| 4 | RS | RA | RB | 800 |  |
| :--- | :--- | :--- | :--- | :--- | :--- |

```
if (RA = 0) then b \leftarrow0
else b & (RA)
EA \leftarrowb + (RB)
MEM(EA,8) \leftarrow(RS) 0:63
```

The contents of RS are stored as a doubleword in storage addressed by EA.

## Special Registers Altered:

None

## Vector Store Double of Four Halfwords EVX-form

evstdh RS,D(RA)

| 4 |  | RS | RA | UI | 805 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  |  |

```
if (RA = 0) then b }\leftarrow
else b \leftarrow(RA)
EA \leftarrowb + EXTZ (UIX8)
MEM(EA,2) \leftarrow(RS) 0:15
MEM (EA+2,2) \leftarrow(RS) 16:31
MEM (EA+4,2)}\leftarrow(RS) 32:4
MEM(EA+6,2)}\leftarrow(\textrm{RS}\mp@subsup{)}{48:63}{
```

D in the instruction mnemonic is $\mathrm{UI} \times 8$. The contents of RS are stored as four halfwords in storage addressed by EA.

## Special Registers Altered:

None

## Vector Store Double of Two Words

EVX-form
evstdw RS,D(RA)

| 4 | RS |  | RA | UI |  | 803 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| 0 |  |  |  | 11 |  |  |  |  |

```
if (RA = 0) then b \leftarrow0
else b \leftarrow (RA)
EA \leftarrowb + EXTZ (UIX8)
MEM(EA,4) \leftarrow(RS)0:31
MEM (EA+4,4) \leftarrow(RS) 32:63
```

D in the instruction mnemonic is $\mathrm{UI} \times 8$. The contents of RS are stored as two words in storage addressed by EA.
Special Registers Altered:
None

## Vector Store Double of Four Halfwords Indexed EVX-form

 evstdhx RS,RA,RB| 4 | RS | RA | RB | 804 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  |  |

```
if (RA = 0) then b }\leftarrow
else b \leftarrow (RA)
EA}\leftarrow\textrm{b}+(\textrm{RB}
MEM (EA,2) \leftarrow(RS) 0:15
MEM (EA+2,2) \leftarrow(RS) 16:31
MEM (EA+4,2) \leftarrow(RS) 32:47
MEM (EA+6,2)}\leftarrow(\textrm{RS}\mp@subsup{)}{48:63}{
```

The contents of RS are stored as four halfwords in storage addressed by EA.

## Special Registers Altered:

None

## Vector Store Double of Two Words

 Indexed EVX-formevstdwx RS,RA,RB

| 4 | RS | RA | RB |  | 802 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 6 |  | 11 | 16 |  |

```
if (RA = 0) then b}\leftarrow
else b \leftarrow(RA)
EA}\leftarrow\textrm{b}+(\textrm{RB}
MEM (EA, 4) \leftarrow(RS) 0:31
MEM (EA+4,4)}\leftarrow(\textrm{RS})32:6
```

The contents of RS are stored as two words in storage addressed by EA.
Special Registers Altered:
None

## Vector Store Word of Two Halfwords from Even <br> EVX-form

evstwhe $R S, D(R A)$

| 4 | RS | RA | UI |  | 817 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  | 16 |  | 21 |

```
if (RA = 0) then b }\leftarrow
else b \leftarrow (RA)
EA \leftarrowb + EXTZ(UIX4)
MEM(EA,2)}\leftarrow(\textrm{RS}\mp@subsup{)}{0:15}{
MEM (EA+2,2) \leftarrow(RS) 32:47
```

D in the instruction mnemonic is $\mathrm{UI} \times 4$. The even halfwords from each element of RS are stored as two halfwords in storage addressed by EA.

Special Registers Altered:
None

Vector Store Word of Two Halfwords from Odd EVX-form
evstwho RS,D(RA)

| 4 | RS | RA | UI |  | 821 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  | 16 |  | 21 |

```
if (RA = 0) then b }\leftarrow
else b \leftarrow (RA)
EA \leftarrowb + EXTZ (UIX4)
MEM(EA,2) \leftarrow(RS) 16:31
MEM(EA+2,2) \leftarrow(RS) 48:63
```

D in the instruction mnemonic is $\mathrm{UI} \times 4$. The odd halfwords from each element of RS are stored as two halfwords in storage addressed by EA.

Special Registers Altered:
None

## Vector Store Word of Word from Even EVX-form

evstwwe RS, D(RA)

| 4 | RS |  | RA | UI |  |  | 825 |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | 11 |  |  |  |  |

```
if (RA = 0) then b }\leftarrow
else b \leftarrow (RA)
EA \leftarrowb + EXTZ (UIX4)
MEM (EA,4) \leftarrow(RS) 0:31
```

D in the instruction mnemonic is $\mathrm{UI} \times 4$. The even word of RS is stored in storage addressed by EA

Special Registers Altered:
None

Vector Store Word of Two Halfwords from Even Indexed

EVX-form
evstwhex RS,RA,RB

| 4 | RS | RA | RB |  | 816 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  |  |  |  |

```
if (RA = 0) then b }
else b \leftarrow (RA)
EA \leftarrowb + (RB)
MEM(EA, 2) \leftarrow(RS) 0:15
MEM(EA+2,2) \leftarrow(RS) 32:47
```

The even halfwords from each element of RS are stored as two halfwords in storage addressed by EA.

Special Registers Altered:
None

Vector Store Word of Two Halfwords from Odd Indexed EVX-form
evstwhox RS,RA,RB

| 4 | RS |  | RA | RB | 820 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 |  | 11 |  |  |  |

```
if (RA = 0) then b }
else b \leftarrow (RA)
EA \leftarrowb + (RB)
MEM (EA,2) \leftarrow(RS) 16:31
MEM(EA+2,2) \leftarrow(RS) 48:63
```

The odd halfwords from each element of RS are stored as two halfwords in storage addressed by EA

Special Registers Altered:
None

## Vector Store Word of Word from Even Indexed <br> EVX-form <br> evstwwex RS,RA,RB

| 4 | RS | RA | RB |  | 824 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  |  |  |

```
if (RA = 0) then b \leftarrow0
else b \leftarrow (RA)
EA \leftarrowb + (RB)
MEM(EA,4)}\leftarrow(\textrm{RS}\mp@subsup{)}{0:31}{
```

The even word of RS is stored in storage addressed by EA.

Special Registers Altered:
None

## Vector Store Word of Word from Odd EVX-form

evstwwo RS,D(RA)

| 4 | RS | RA | UI | 829 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 |  |

```
if (RA = 0) then b }\leftarrow
else b }\leftarrow(RA
EA \leftarrowb + EXTZ (UIX4)
MEM (EA,4) \leftarrow(RS) 32:63
```

D in the instruction mnemonic is $\mathrm{UI} \times 4$. The odd word of RS is stored in storage addressed by EA.

## Special Registers Altered:

None

## Vector Subtract Signed, Modulo, Integer to Accumulator Word <br> EVX-form

## evsubfsmiaaw RT,RA

| 4 | RT | RA |  |  |  | 1227 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  |  |  |

$$
\begin{aligned}
& \mathrm{RT}_{0: 31} \leftarrow(\mathrm{ACC})_{0: 31}-(\mathrm{RA})_{0: 31} \\
& \mathrm{RT}_{32: 63} \leftarrow(\mathrm{ACC})_{32: 63}-(\mathrm{RA})_{32: 63} \\
& \mathrm{ACC}_{0: 63} \leftarrow(\mathrm{RT})_{0: 63}
\end{aligned}
$$

Each word element in RA is subtracted from the corresponding element in the accumulator and the difference is placed into the corresponding RT word and into the accumulator.

## Special Registers Altered:

## ACC

## Vector Store Word of Word from Odd Indexed <br> EVX-form <br> evstwwox RS,RA,RB

| 4 | RS | RA | RB |  | 828 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 |  | 11 |  |  |

```
if (RA = 0) then b \leftarrow0
else b \leftarrow (RA)
EA\leftarrowb + (RB)
MEM (EA, 4) \leftarrow(RS) 32:63
```

The odd word of RS is stored in storage addressed by EA.

Special Registers Altered:
None

## Vector Subtract Signed, Saturate, Integer to Accumulator Word EVX-form

evsubfssiaaw RT,RA

| 4 | RT | RA | I/I |  | 1219 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 | 16 |  |  |

temp $_{0: 63} \leftarrow \operatorname{EXTS}\left((\operatorname{ACC})_{0: 31}\right)-\operatorname{EXTS}\left((\text { RA })_{0: 31}\right)$
ovh $\leftarrow$ temp $_{31} \oplus$ temp $_{32}$
$\mathrm{RT}_{0: 31} \leftarrow$ SATURATE (ovh, temp $31,0 \times 8000 \_0000$, 0x7FFF_FFFF, temp $_{32: 63}$ )
temp $_{0: 63} \leftarrow \operatorname{EXTS}\left((\operatorname{ACC})_{32: 63}\right)-\operatorname{EXTS}\left((\mathrm{RA})_{32: 63}\right)$
ovl $\leftarrow$ temp $_{31} \oplus$ temp $_{32}$
$\mathrm{RT}_{32: 63} \leftarrow$ SATURATE (ovl, temp $_{31}, 0 \times 8000 \_0000$,
0x7FFF_FFFF, temp $_{32: 63}$ )
$\mathrm{ACC}_{0: 63} \leftarrow(\mathrm{RT})_{0: 63}$
SPEFSCR $_{\text {ovi }} \leftarrow$ ovh
SPEFSCR $_{\text {ov }} \leftarrow$ ovl
SPEFSCR $_{\text {SOVH }} \leftarrow$ SPEFSCR $_{\text {SOVH }} \mid$ ovh
SPEFSCR $_{\text {SOV }} \leftarrow$ SPEFSCR $_{\text {SOV }} \mid$ ovl
Each signed-integer word element in RA is sign-extended and subtracted from the corresponding sign-extended element in the accumulator saturating if overflow occurs, and the results are placed in RT and the accumulator.

Special Registers Altered:
ACC OV OVH SOV SOVH

Vector Subtract Unsigned, Modulo, Integer to Accumulator Word EVX-form
evsubfumiaaw RT,RA

| 4 |  | RT | RA |  | I/I |  | 1226 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  |  |  |

$\mathrm{RT}_{0: 31} \leftarrow(\mathrm{ACC})_{0: 31}-(\mathrm{RA})_{0: 31}$
$\mathrm{RT}_{32: 63} \leftarrow(\mathrm{ACC})_{32: 63}-(\mathrm{RA})_{32: 63}$
$\mathrm{ACC}_{0: 63} \leftarrow(\mathrm{RT})_{0: 63}$

Each unsigned-integer word element in RA is subtracted from the corresponding element in the accumulator and the results are placed in RT and into the accumulator.

## Special Registers Altered:

ACC
Vector Subtract Unsigned, Saturate, Integer to Accumulator Word EVX-form
evsubfusiaaw RT,RA

| 4 | RT | RA |  | I/I |  | 1218 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  | 16 |  |  |

```
tempo:63}\leftarrow\operatorname{EXTZ}((\textrm{ACC}\mp@subsup{)}{0:31}{0})-\operatorname{EXTZ}((\textrm{RA}\mp@subsup{)}{0:31}{0}
ovh}\leftarrowtemp 31
RT
            0x0000_0000, temp 32:63)
temp}0:63 \leftarrowEXTS((ACC) 32:63) - EXTS((RA) 32:63)
ovl \leftarrowtemp
RT 32:63}\leftarrow\mathrm{ SATURATE (ovl, temp 31, 0x0000_0000,
    0x0000_0000, temp 32:63)
ACC 0:63}\mp@code{\leftarrow(RT) 0:63
```

SPEFSCR $_{\text {ovH }} \leftarrow$ ovh
SPEFSCR $_{\text {ov }} \leftarrow \mathrm{ovl}$
SPEFSCR $_{\text {SovH }} \leftarrow$ SPEFSCR $_{\text {SovH }} \mid$ ovh
SPEFSCR $_{\text {Sov }} \leftarrow$ SPEFSCR $_{\text {Sov }} \mid$ ovl

Each unsigned-integer word element in RA is zero-extended and subtracted from the corresponding zero-extended element in the accumulator saturating if overflow occurs, and the results are placed in RT and the accumulator.

## Special Registers Altered:

ACC OV OVH SOV SOVH

Vector Subtract from Word
EVX-form
evsubfw RT,RA,RB

| 4 | RT | RA | RB | 516 |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  |

$\mathrm{RT}_{0: 31} \leftarrow(\mathrm{RB})_{0: 31}-(\mathrm{RA})_{0: 31}$
$\mathrm{RT}_{32: 63} \leftarrow(\mathrm{RB})_{32: 63}-(\mathrm{RA})_{32: 63}$
Each signed-integer element of RA is subtracted from the corresponding element of RB and the results are placed in RT.

Special Registers Altered:
None

## Vector Subtract Immediate from Word EVX-form

evsubifw RT,UI,RB

| 4 | RT |  | UI | RB | 518 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  | 16 | 21 |  |

$$
\begin{aligned}
& \mathrm{RT}_{0: 31} \leftarrow(\mathrm{RB})_{0: 31}-\operatorname{EXTZ}(\mathrm{UI}) \\
& \mathrm{RT}_{32: 63} \leftarrow(\mathrm{RB})_{32: 63}-\mathrm{EXTZ}^{(\mathrm{UI})}
\end{aligned}
$$

UI is zero-extended and subtracted from both the high and low elements of RB. Note that the same value is subtracted from both elements of the register.
Special Registers Altered:
None

Vector XOR

## EVX-form

evxor RT,RA,RB

| 4 | RT | RA | RB |  | 534 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 |  | 11 |  |  |  |

$\mathrm{RT}_{0: 31} \leftarrow(\mathrm{RA})_{0: 31} \oplus(\mathrm{RB})_{0: 31}$
$\mathrm{RT}_{32: 63} \leftarrow(\mathrm{RA})_{32: 63} \oplus(\mathrm{RB})_{32: 63}$
Each element of RA and RB is exclusive-ORed. The results are placed in RT.

Special Registers Altered:
None

# Chapter 7. Embedded Floating-Point [Category: SPE.Embedded Float Scalar Double] [Category: SPE.Embedded Float Scalar Single] [Category: SPE.Embedded Float Vector] 

7.1 Overview ..... 255
7.2 Programming Model ..... 256
7.2.1 Signal Processing Embedded Float- ing-Point Status and Control Register (SPEFSCR) ..... 256
7.2.2 Floating-Point Data Formats ..... 256
7.2.3 Exception Conditions ..... 257
7.2.3.1 Denormalized Values on Input ..... 257
7.2.3.2 Embedded Floating-Point Over- ..... 257
7.2.3.3 Embedded Floating-Point Invalid Operation/Input Errors ..... 257
7.2.3.4 Embedded Floating-Point Round (Inexact) ..... 257
7.2.3.5 Embedded Floating-Point Divide by
Zero. ..... 257
7.2.3.6 Default Results ..... 258
7.2.4 IEEE 754 Compliance ..... 258
7.2.4.1 Sticky Bit Handling For ExceptionConditions258
7.3 Embedded Floating-Point Instructions259
7.3.1 Load/Store Instructions ..... 259
7.3.2 SPE.Embedded Float Vector Instruc-tions [Category: SPE.Embedded FloatVector]259
7.3.3 SPE.Embedded Float Scalar Single Instructions
[Category: SPE.Embedded Float Scalar Single] ..... 267
7.3.4 SPE.Embedded Float Scalar DoubleInstructions[Category: SPE.Embedded Float ScalarDouble] . . . . . . . . . . . . . . . . . . . . . . . 274
7.4 Embedded Floating-Point Results Summary ..... 282

### 7.1 Overview

The Embedded Floating-Point categories require the implementation of the Signal Processing Engine (SPE) category and consist of three distinct categories:
■ Embedded vector single-precision floating-point (SPE.Embedded Float Vector [SP.FV])
■ Embedded scalar single-precision floating-point (SPE.Embedded Float Scalar Single [SP.FS])
■ Embedded scalar double-precision floating-point (SPE.Embedded Float Scalar Double [SP.FD])

Although each of these may be implemented independently, they are defined in a single chapter because it is likely that they may be implemented together.

References to Embedded Floating-Point categories, Embedded Floating-Point instructions, or Embedded Floating-Point operations apply to all 3 categories.

Single-precision floating-point is handled by the SPE.Embedded Float Vector and SPE.Embedded Float Scalar Single categories; double-precision float-ing-point is handled by the SPE.Embedded Float Scalar Double category.

### 7.2 Programming Model

Embedded floating-point operations are performed in the GPRs of the processor.
The SPE.Embedded Float Vector and SPE.Embedded Float Scalar Double categories require a GPR register file with thirty-two 64-bit registers as required by the Signal Processing Engine category.
The SPE.Embedded Float Scalar Single category requires a GPR register file with thirty-two 32-bit registers. When implemented with a 64 -bit register file on a 32-bit implementation, instructions in this category only use and modify bits $32: 63$ of the GPR. In this case, bits $0: 31$ of the GPR are left unchanged by the operation. For 64-bit implementations, bits 0:31 are unchanged after the operation.
Instructions in the SPE.Embedded Float Scalar Double category operate on the entire 64 bits of the GPRs.
Instructions in the SPE.Embedded Float Vector category operate on the entire 64 bits of the GPRs as well, but contain two 32 -bit data items that are operated on independently of each other in a SIMD fashion. The format of both data items is the same as the format of a data item in the SPE.Embedded Float Scalar Single category. The data item contained in bits $0: 31$ is called the 'high word'. The data item contained in bits $32: 63$ is called the 'low word'.

There are no record forms of Embedded Floating-Point instructions. Embedded Floating-Point Compare instructions treat NaNs, Infinity, and Denorm as normalized numbers for the comparison calculation when default results are provided.

### 7.2.1 Signal Processing Embedded Floating-Point Status and Control Register (SPEFSCR)

Status and control for the Embedded Floating-Point categories uses the SPEFSCR. This register is defined by the Signal Processing Engine category in Section 6.3.4. Status and control bits are shared for Embedded Floating-Point and SPE operations. Instructions in the SPE.Embedded Float Vector category affect both the high element (bits 34:39) and low element floating-point status flags (bits 50:55). Instructions in the SPE.Embedded Float Scalar Double and SPE.Embedded Float Scalar Single categories affect only the low element floating-point status flags and leave the high element floating-point status flags undefined.

### 7.2.2 Floating-Point Data Formats

Single-precision floating-point data elements are 32 bits wide with 1 sign bit ( $s$ ), 8 bits of biased exponent $(e)$ and 23 bits of fraction ( $f$ ). Double-precision float-
ing-point data elements are 64 bits wide with 1 sign bit $(s), 11$ bits of biased exponent (e) and 52 bits of fraction (f).

In the IEEE 754 specification, floating-point values are represented in a format consisting of three explicit fields (sign field, biased exponent field, and fraction field) and an implicit hidden bit.


## Figure 69. Floating-Point Data Format

For single-precision normalized numbers, the biased exponent value $e$ lies in the range of 1 to 254 corresponding to an actual exponent value E in the range -126 to +127 . For double-precision normalized numbers, the biased exponent value e lies in the range of 1 to 2046 corresponding to an actual exponent value E in the range -1022 to +1023 . With the hidden bit implied to be ' 1 ' (for normalized numbers), the value of the number is interpreted as follows:

$$
(-1)^{\mathrm{S}} \times 2^{\mathrm{E}} \times(1 . \text { fraction })
$$

where $E$ is the unbiased exponent and 1.fraction is the mantissa (or significand) consisting of a leading ' 1 ' (the hidden bit) and a fractional part (fraction field). For the single-precision format, the maximum positive normalized number ( $p$ max) is represented by the encoding $0 \times 7$ F7FFFFF which is approximately $3.4 \mathrm{E}+38\left(2^{128}\right)$, and the minimum positive normalized value ( $p m i n$ ) is represented by the encoding $0 \times 00800000$ which is approximately $1.2 \mathrm{E}-38\left(2^{-126}\right)$. For the double-precision format, the maximum positive normalized number (pmax) is represented by the encoding $0 \times 7$ feFFFFF FFFFFFFFF which is approximately $1.8 \mathrm{E}+307\left(2^{1024}\right)$, and the minimum positive normalized value ( $p m i n$ ) is represented by the encoding $0 \times 00100000-00000000$ which is approximately 2.2E-308 ( $\left.2^{-1022}\right)$.

Two specific values of the biased exponent are reserved ( 0 and 255 for single-precision; 0 and 2047 for double-precision) for encoding special values of $+0,-0$, +infinity, -infinity, and NaNs.

Zeros of both positive and negative sign are represented by a biased exponent value $e$ of 0 and a fraction $f$ which is 0 .

Infinities of both positive and negative sign are represented by a maximum exponent field value ( 255 for sin-gle-precision, 2047 for double-precision) and a fraction which is 0 .

Denormalized numbers of both positive and negative sign are represented by a biased exponent value $e$ of 0 and a fraction $f$, which is nonzero. For these numbers, the hidden bit is defined by the IEEE 754 standard to be 0 . This number type is not directly supported in hardware. Instead, either a software interrupt handler is invoked, or a default value is defined.

Not-a-Numbers (NaNs) are represented by a maximum exponent field value ( 255 for single-precision, 2047 for double-precision) and a fraction $f$ which is nonzero.

### 7.2.3 Exception Conditions

### 7.2.3.1 Denormalized Values on Input

Any denormalized value used as an operand may be truncated by the implementation to a properly signed zero value.

### 7.2.3.2 Embedded Floating-Point Overflow and Underflow

Defining pmax to be the most positive normalized value (farthest from zero), pmin the smallest positive normalized value (closest to zero), nmax the most negative normalized value (farthest from zero) and nmin the smallest normalized negative value (closest to zero), an overflow is said to have occurred if the numerically correct result ( $r$ ) of an instruction is such that $r$ ppmax or $r<n$ max. An underflow is said to have occurred if the numerically correct result of an instruction is such that $0<r<p m i n$ or $n$ min $<r<0$. In this case, $r$ may be denormalized, or may be smaller than the smallest denormalized number.

The Embedded Floating-Point categories do not produce + Infinity, -Infinity, NaN, or denormalized numbers. If the result of an instruction overflows and Embedded Floating-Point Overflow exceptions are disabled (SPEFSCR FOVFE $=0$ ), pmax or nmax is generated as the result of that instruction depending upon the sign of the result. If the result of an instruction underflows and Embedded Floating-Point Underflow exceptions are disabled (SPEFSCR FUNFE $=0$ ), +0 or -0 is generated as the result of that instruction based upon the sign of the result.

If an overflow occurs, SPEFSCR FOVF FOVFH are set appropriately, or if an underflow occurs, SPEFSCR ${ }_{\text {FUNF }}$ FUNFH are set appropriately. If either Embedded Float-ing-Point Underflow or Embedded Floating-Point Overflow exceptions are enabled and a corresponding status bit is 1, an Embedded Floating-Point Data interrupt is taken and the destination register is not updated.

## Programming Note

On some implementations, operations that result in overflow or underflow are likely to take significantly longer than operations that do not. For example, these operations may cause a system error handler to be invoked; on such implementations, the system error handler updates the overflow bits appropriately.

### 7.2.3.3 Embedded Floating-Point Invalid Operation/Input Errors

Embedded Floating-Point Invalid Operation/Input errors occur when an operand to an operation contains an invalid input value. If any of the input values are Infinity, Denorm, or NaN, or for an Embedded Floating-Point Divide instruction both operands are $+/-0$, SPEFSCR $_{F}$ INV FINVH are set to 1 appropriately, and SPEFSCR FGH FXH FG FX are set to 0 appropriately. If SPEFSCR $_{F}$ INVE=1, an Embedded Floating-Point Data interrupt is taken and the destination register is not updated.

### 7.2.3.4 Embedded Floating-Point Round (Inexact)

If any result element of an Embedded Floating-Point instruction is inexact, or overflows but Embedded Float-ing-Point Overflow exceptions are disabled, or underflows but Embedded Floating-Point Underflow exceptions are disabled, and no higher priority interrupt occurs, SPEFSCR ${ }_{\text {FINXS }}$ is set to 1. If the Embedded Floating-Point Round (Inexact) exception is enabled, an Embedded Floating-Point Round interrupt occurs. In this case, the destination register is updated with the truncated result(s). The SPEFSCR ${ }_{\text {FGH FXH FG FX }}$ bits are properly updated to allow rounding to be performed in the interrupt handler.

SPEFSCR $_{\text {FG FX }}\left(\right.$ SPEFSCR $\left._{\text {FGH FXH }}\right)$ are set to 0 if an Embedded Floating-Point Data interrupt is taken due to overflow, underflow, or if an Embedded Floating-Point Invalid Operation/Input error is signaled for the low (high) element (regardless of SPEFSCR FINVE ).

### 7.2.3.5 Embedded Floating-Point Divide by Zero

If an Embedded Floating-Point Divide instruction executes and an Embedded Floating-Point Invalid Operation/Input error does not occur and the instruction is executed with a +/-0 divisor value and a finite normalized nonzero dividend value, an Embedded Floating-Point Divide By Zero exception occurs and SPEFSCR $_{\text {FDBZ }}$ FDBZH are set appropriately. If Embedded Floating-Point Divide By Zero exceptions are enabled, an Embedded Floating-Point Data
interrupt is then taken and the destination register is not updated.

### 7.2.3.6 Default Results

Default results are generated when an Embedded Floating-Point Invalid Operation/Input Error, Embedded Floating-Point Overflow, Embedded Floating-Point Underflow, or Embedded Floating-Point Divide by Zero occurs on an Embedded Floating-Point operation. Default results provide a normalized value as a result of the operation. In general, Denorm results and underflows are set to 0 and overflows are saturated to the maximum representable number.
Default results produced for each operation are described in Section 7.4, "Embedded Floating-Point Results Summary".

### 7.2.4 IEEE 754 Compliance

The Embedded Floating-Point categories require a floating-point system as defined in the ANSI/IEEE Standard 754-1985 but may rely on software support in order to conform fully with the standard. Thus, whenever an input operand of the Embedded Floating-Point instruction has data values that are +Infinity, -Infinity, Denormalized, NaN , or when the result of an operation produces an overflow or an underflow, an Embedded Floating-Point Data interrupt may be taken and the interrupt handler is responsible for delivering IEEE 754 compliant behavior if desired.
When Embedded Floating-Point Invalid Operation/Input Error exceptions are disabled (SPEFSCR FINVE $=0$ ), default results are provided by the hardware when an Infinity, Denormalized, or NaN input is received, or for the operation $0 / 0$. When Embedded Floating-Point Underflow exceptions are disabled (SPEFSCR FUNFE $=$ 0 ) and the result of a floating-point operation underflows, a signed zero result is produced. The Embedded Floating-Point Round (Inexact) exception is also signaled for this condition. When Embedded Float-ing-Point Overflow exceptions are disabled $\left(\right.$ SPEFSCR $\left._{\text {FOVFE }}=0\right)$ and the result of a floating-point operation overflows, a pmax or nmax result is produced. The Embedded Floating-Point Round (Inexact) exception is also signaled for this condition. An exception enable flag (SPEFSCR FINXE ) is also provided for generating an Embedded Floating-Point Round interrupt when an inexact result is produced, to allow a software handler to conform to the IEEE 754 standard. An Embedded Floating-Point Divide By Zero exception enable flag (SPEFSCR FDBZE ) is provided for generating an Embedded Floating-Point Data interrupt when a divide by zero operation is attempted to allow a software handler to conform to the IEEE 754 standard. All of these exceptions may be disabled, and the hardware will then deliver an appropriate default result.

The sign of the result of an addition operation is the sign of the source operand having the larger absolute value. If both operands have the same sign, the sign of the result is the same as the sign of the operands. This includes subtraction which is addition with the negation of the sign of the second operand. The sign of the result of an addition operation with operands of differing signs for which the result is zero is positive except when rounding to negative infinity. Thus $-0+-0=-0$, and all other cases which result in a zero value give +0 unless the rounding mode is round to negative infinity.

## Programming Note

Note that when exceptions are disabled and default results computed, operations having input values that are denormalized may provide different results on different implementations. An implementation may choose to use the denormalized value or a zero value for any computation. Thus a computational operation involving a denormalized value and a normal value may return different results depending on the implementation.

### 7.2.4. Sticky Bit Handling For Exception Conditions

The SPEFSCR register defines sticky bits for retaining information about exception conditions that are detected. There are 5 sticky bits (FINXS, FINVS, FDBZS, FUNFS and FOVFS) that can be used to help provide IEEE 754 compliance. The sticky bits represent the combined 'or' of all the previous status bits produced from any Embedded Floating-Point operation since the last time software zeroed the sticky bit. The hardware will never set a sticky bit to 0 .

### 7.3 Embedded Floating-Point Instructions

### 7.3.1 Load/Store Instructions

Embedded Floating-Point instructions use GPRs to hold and operate on floating-point values. The Embedded Floating-Point categories do not define Load and Store instructions to move the data to and from memory, but instead rely on existing instructions in Book I to load and store data.

### 7.3.2 SPE.Embedded Float Vector Instructions [Category: SPE.Embedded Float Vector]

All SPE.Embedded Float Vector instructions are sin-gle-precision. There are no vector floating-point dou-ble-precision instructions

## Vector Floating-Point Single-Precision Absolute Value EVX-form

evfsabs RT,RA

$\mathrm{RT}_{0: 31} \leftarrow 0 \mathrm{bO}| |(\mathrm{RA})_{1: 31}$
$\mathrm{RT}_{32: 63} \leftarrow 0 \mathrm{b0}| |(\mathrm{RA})_{33: 63}$

The sign bit of each element in register RA is set to 0 and the results are placed into register RT.

Regardless of the value of register RA, no exceptions are taken during the execution of this instruction.
Special Registers Altered:
None

## Vector Floating-Point Single-Precision Negative Absolute Value EVX-form

evfsnabs RT,RA

| 4 | RT | RA |  |  |  | 645 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 | 11 |  | 16 | 21 |  |

$$
\begin{aligned}
& \mathrm{RT}_{0: 31} \leftarrow 0 \mathrm{~b} 1| | \begin{array}{l}
(\mathrm{RA})_{1: 31} \\
\mathrm{RT}_{32: 63} \leftarrow 0 \mathrm{~b} 1| |(\mathrm{RA})_{33: 63}
\end{array}
\end{aligned}
$$

The sign bit of each element in register RA is set to 1 and the results are placed into register RT.

Regardless of the value of register RA, no exceptions are taken during the execution of this instruction.
Special Registers Altered:
None
Vector Floating-Point Single-Precision Negate

EVX-form

```
evfsneg RT,RA
```

| 4 | RT | RA |  | III |  | 646 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 6 | 11 | 16 |  | 21 |  | 31 |

$$
\begin{aligned}
& \mathrm{RT}_{0: 31} \leftarrow \neg(\mathrm{RA})_{0}\| \|_{(\mathrm{RA})_{1: 31}} \mathrm{RT}_{32: 63} \leftarrow \neg(\mathrm{RA})_{32} \|(\mathrm{RA})_{33: 63}
\end{aligned}
$$

The sign bit of each element in register RA is complemented and the results are placed into register RT.
Regardless of the value of register RA, no exceptions are taken during the execution of this instruction.

## Special Registers Altered:

None

## Vector Floating-Point Single-Precision Add EVX-form

evfsadd RT,RA,RB

| 4 |  | RT | RA | RB |  | 640 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  |  |

$\mathrm{RT}_{0: 31} \leftarrow(\mathrm{RA})_{0: 31}+_{\text {sp }}(\mathrm{RB})_{0: 31}$
$\mathrm{RT}_{32: 63} \leftarrow(\mathrm{RA})_{32: 63}+_{\text {sp }}(\mathrm{RB})_{32: 63}$
Each single-precision floating-point element of register RA is added to the corresponding element of register RB and the results are stored in register RT.

If an underflow occurs, +0 (for rounding modes RN, RZ, $R P$ ) or -0 (for rounding mode RM) is stored in the corresponding element of register RT.

## Special Registers Altered:

FINV FINVH FINVS
FGH FXH FG FX FINXS
FOVF FOVFH FOVFS
FUNF FUNFH FUNFS

## Vector Floating-Point Single-Precision <br> Multiply <br> EVX-form

> evfsmul RT,RA,RB

| 4 |  | RT | RA | RB | 648 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| 0 |  |  | 11 |  |  |  |  |

$$
\begin{aligned}
& \mathrm{RT}_{0: 31} \leftarrow(\mathrm{RA})_{0: 31} \mathrm{X}_{\mathrm{sp}}(\mathrm{RB})_{0: 31} \\
& \mathrm{RT}_{32: 63} \leftarrow(\mathrm{RA})_{32: 63} \mathrm{X}_{\mathrm{sp}}(\mathrm{RB})_{32: 63}
\end{aligned}
$$

Each single-precision floating-point element of register RA is multiplied with the corresponding element of register RB and the result is stored in register RT.

## Special Registers Altered: <br> FINV FINVH FINVS <br> FGH FXH FG FX FINXS <br> FOVF FOVFH FOVFS <br> FUNF FUNFH FUNFS

## Vector Floating-Point Single-Precision Subtract <br> EVX-form

evfssub RT,RA,RB

| 4 | RT | RA | RB |  | 641 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 |  |  |

$\mathrm{RT}_{0: 31} \leftarrow(\mathrm{RA})_{0: 31}-\mathrm{sp}(\mathrm{RB})_{0: 31}$
$\mathrm{RT}_{32: 63} \leftarrow(\mathrm{RA})_{32: 63-\mathrm{sp}}(\mathrm{RB})_{32: 63}$
Each single-precision floating-point element of register RB is subtracted from the corresponding element of register RA and the results are stored in register RT.

If an underflow occurs, +0 (for rounding modes RN, RZ, $R P$ ) or -0 (for rounding mode RM) is stored in the corresponding element of register RT.

## Special Registers Altered: <br> FINV FINVH FINVS <br> FGH FXH FG FX FINXS <br> FOVF FOVFH FOVFS <br> FUNF FUNFH FUNFS

## Vector Floating-Point Single-Precision Divide <br> EVX-form

evfsdiv RT,RA,RB

| 4 | RT | RA | RB |  | 649 |
| :---: | :---: | :---: | :---: | :---: | :---: |

$\mathrm{RT}_{0: 31} \leftarrow(\mathrm{RA})_{0: 31} \div_{\text {sp }}(\mathrm{RB})_{0: 31}$
$\mathrm{RT}_{32: 63} \leftarrow(\mathrm{RA})_{32: 63} \div$ sp $(\mathrm{RB})_{32: 63}$
Each single-precision floating-point element of register RA is divided by the corresponding element of register RB and the result is stored in register RT.

## Special Registers Altered: FINV FINVH FINVS <br> FGH FXH FG FX FINXS <br> FDBZ FDBZH FDBZS <br> FOVF FOVFH FOVFS <br> FUNF FUNFH FUNFS

## Vector Floating-Point Single-Precision Compare Greater Than EVX-form

evfscmpgt BF,RA,RB

| 4 | BF | // | RA | RB |  | 652 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  |  |  |  |  |

```
\(a h \leftarrow(R A)_{0: 31}\)
al \(\leftarrow(\mathrm{RA})_{32: 63}\)
\(\mathrm{bh} \leftarrow(\mathrm{RB})_{0: 31}\)
\(\mathrm{bl} \leftarrow(\mathrm{RB})_{32: 63}\)
if (ah > bh) then ch \(\leftarrow 1\)
else ch \(\leftarrow 0\)
if (al > bl) then \(\mathrm{cl} \leftarrow 1\)
else cl \(\leftarrow 0\)
\(\mathrm{CR}_{4 \times \mathrm{BF}: 4 \times \mathrm{BF}+3} \leftarrow \mathrm{ch}\|\mathrm{cl}\|(\mathrm{ch} \mid \mathrm{cl}) \|(\mathrm{ch} \& \mathrm{cl})\)
```

Each element of register RA is compared against the corresponding element of register RB. The results of the comparisons are placed into $C R$ field $B F$. If $R_{0} 0: 31$ is greater than $\mathrm{RB}_{0: 31}$, bit 0 of $C R$ field $B F$ is set to 1 , otherwise it is set to 0 . If $R A_{32: 63}$ is greater than $\mathrm{RB}_{32: 63}$, bit 1 of $C R$ field $B F$ is set to 1 , otherwise it is set to 0 . Bit 2 of $C R$ field BF is set to the OR of both result bits and Bit 3 of CR field BF is set to the AND of both result bits. Comparison ignores the sign of 0 (+0 = -0).

If an input error occurs and default results are generated, NaNs, Infinities, and Denorms as treated as normalized numbers, using their values of ' $e$ ' and ' $f$ directly.

## Special Registers Altered: <br> FINV FINVH FINVS <br> FGH FXH FG FX <br> CR field $B F$

Vector Floating-Point Single-Precision Compare Less Than EVX-form
evfscmplt BF,RA,RB

| 4 | BF | $/ /$ | RA | RB | 653 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 | 91 |  |  |  |  |

```
\(a h \leftarrow(R A)_{0: 31}\)
al \(\leftarrow(R A)_{32: 63}\)
\(\mathrm{bh} \leftarrow(\mathrm{RB})_{0: 31}\)
bl \(\leftarrow(\mathrm{RB})_{32: 63}\)
if (ah < bh) then ch \(\leftarrow 1\)
else ch \(\leftarrow 0\)
if (al < bl) then cl \(\leftarrow 1\)
else cl \(\leftarrow 0\)
\(\mathrm{CR}_{4 \times \mathrm{BF}: 4 \times \mathrm{BF}+3} \leftarrow \mathrm{ch}| | \mathrm{cl} \||(\mathrm{ch} \mid \mathrm{cl})| \mid(\mathrm{ch} \& \mathrm{cl})\)
```

Each element of register RA is compared against the corresponding element of register RB. The results of the comparisons are placed into $C R$ field $B F$. If $\mathrm{RA}_{0: 31}$ is less than $R B_{0: 31}$, bit 0 of $C R$ field $B F$ is set to 1 , otherwise it is set to 0 . If $R A_{32: 63}$ is less than $\mathrm{RB}_{32: 63}$, bit 1 of $C R$ field $B F$ is set to 1 , otherwise it is set to 0 . Bit 2 of CR field BF is set to the OR of both result bits and Bit 3 of CR field BF is set to the AND of both result bits. Comparison ignores the sign of $0(+0=-0)$.

If an input error occurs and default results are generated, NaNs, Infinities, and Denorms as treated as normalized numbers, using their values of ' $e$ ' and ' $f$ directly.

## Special Registers Altered:

FINV FINVH FINVS
FGH FXH FG FX
CR field BF

## Vector Floating-Point Single-Precision Compare Equal <br> EVX-form

evfscmpeq BF,RA,RB

| 4 | BF | I/ | RA | RB |  | 654 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 6 | 9 | 11 | 16 |  |  |  |

```
ah \(\leftarrow(\mathrm{RA})_{0: 31}\)
al \(\leftarrow(\mathrm{RA})_{32: 63}\)
bh \(\leftarrow(\mathrm{RB})_{0: 31}\)
\(\mathrm{bl} \leftarrow(\mathrm{RB})_{32: 63}\)
if ( \(\mathrm{ah}=\mathrm{bh}\) ) then \(\mathrm{ch} \leftarrow 1\)
else ch \(\leftarrow 0\)
if (al = bl) then \(\mathrm{cl} \leftarrow 1\)
else cl \(\leftarrow 0\)
\(\mathrm{CR}_{4 \times \mathrm{BF}: 4 \times \mathrm{BF}+3} \leftarrow \mathrm{ch}\|\mathrm{cl}\|\) (ch |cl) \| (ch \& cl)
```

Each element of register RA is compared against the corresponding element of register RB. The results of the comparisons are placed into $C R$ field $B F$. If $\mathrm{RA}_{0: 31}$ is equal to $R B_{0: 31}$, bit 0 of $C R$ field $B F$ is set to 1 , otherwise it is set to 0 . If $R A_{32: 63}$ is equal to $\mathrm{RB}_{32: 63}$, bit 1 of $C R$ field $B F$ is set to 1 , otherwise it is set to 0 . Bit 2 of CR field BF is set to the OR of both result bits and Bit 3 of CR field BF is set to the AND of both result bits. Comparison ignores the sign of $0(+0=-0)$.

If an input error occurs and default results are generated, NaNs, Infinities, and Denorms as treated as normalized numbers, using their values of ' $e$ ' and ' $f$ directly.

## Special Registers Altered:

FINV FINVH FINVS
FGH FXH FG FX
CR field BF

## Vector Floating-Point Single-Precision Test Greater Than <br> EVX-form

evfststgt BF,RA,RB

| 4 | BF | // | RA | RB | 668 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 |  |  |  |  |

$a h \leftarrow(R A)_{0: 31}$
al $\leftarrow(\mathrm{RA})_{32: 63}$
$\mathrm{bh} \leftarrow(\mathrm{RB})_{0: 31}$
$\mathrm{bl} \leftarrow(\mathrm{RB})_{32: 63}$
if (ah $>$ bh) then $\mathrm{ch} \leftarrow 1$
else ch $\leftarrow 0$
if (al > bl) then $\mathrm{cl} \leftarrow 1$
else cl $\leftarrow 0$
$\mathrm{CR}_{4 \times \mathrm{BF}: 4 \times \mathrm{BF}+3} \leftarrow \mathrm{ch}\|\mathrm{cl}\|(\mathrm{ch} \mid \mathrm{cl}) \|(\mathrm{ch} \& \mathrm{cl})$
Each element of register RA is compared against the corresponding element of register RB. The results of the comparisons are placed into $C R$ field $B F$. If $R A_{0: 31}$ is greater than $\mathrm{RB}_{0: 31}$, bit 0 of $C R$ field $B F$ is set to 1 , otherwise it is set to 0 . If $\mathrm{RA}_{32: 63}$ is greater than $\mathrm{RB}_{32: 63}$, bit 1 of $C R$ field $B F$ is set to 1 , otherwise it is set to 0 . Bit 2 of CR field BF is set to the OR of both result bits and Bit 3 of CR field BF is set to the AND of both result bits. Comparison ignores the sign of $0(+0=-0)$. The comparison proceeds after treating NaNs , Infinities, and Denorms as normalized numbers, using their values of ' $e$ ' and ' $f$ directly.

No exceptions are taken during the execution of evfststgt.

## Special Registers Altered:

CR field BF

## Programming Note

In an implementation, the execution of evfststgt is likely to be faster than the execution of evfscmpgt; however, if strict IEEE 754 compliance is required, the program should use evfscmpgt.

## Vector Floating-Point Single-Precision Test Less Than <br> EVX-form

```
evfststlt BF,RA,RB
```

| 4 | BF | // | RA | RB |  | 669 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 |  |  |  |  |  |

```
\(a h \leftarrow(R A)_{0: 31}\)
al \(\leftarrow(R A)_{32: 63}\)
\(\mathrm{bh} \leftarrow(\mathrm{RB})_{0: 31}\)
bl \(\leftarrow(\mathrm{RB})_{32: 63}\)
if (ah < bh) then ch \(\leftarrow 1\)
else ch \(\leftarrow 0\)
if (al < bl) then cl \(\leftarrow 1\)
else cl \(\leftarrow 0\)
\(\mathrm{CR}_{4 \times \mathrm{BF}: 4 \times \mathrm{BF}+3} \leftarrow \mathrm{ch}| | \mathrm{cl}| |(\mathrm{ch} \mid \mathrm{cl})| |(\mathrm{ch} \& \mathrm{cl})\)
```

Each element of register RA is compared with the corresponding element of register RB. The results of the comparisons are placed into $C R$ field $B F$. If $R A_{0: 31}$ is less than $\mathrm{RB}_{0: 31}$, bit 0 of CR field BF is set to 1 , otherwise it is set to 0 . If $R A_{32: 63}$ is less than $R B_{32: 63}$, bit 1 of $C R$ field $B F$ is set to 1 , otherwise it is set to 0 . Bit 2 of CR field BF is set to the OR of both result bits and Bit 3 of CR field BF is set to the AND of both result bits. Comparison ignores the sign of $0(+0=-0)$. The comparison proceeds after treating NaNs, Infinities, and Denorms as normalized numbers, using their values of ' $e$ ' and ' $f$ directly.

No exceptions are taken during the execution of evfststlt.

## Special Registers Altered:

CR field BF

## Programming Note

In an implementation, the execution of evfststlt is likely to be faster than the execution of evfscmplt; however, if strict IEEE 754 compliance is required, the program should use evfscmplt.

## Vector Floating-Point Single-Precision Test Equal <br> EVX-form

evfststeq BF,RA,RB

| 4 | BF | // | RA | RB |  | 670 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 |  |  |  |  |

```
ah \(\leftarrow(\mathrm{RA})_{0: 31}\)
al \(\leftarrow(\mathrm{RA})_{32: 63}\)
\(\mathrm{bh} \leftarrow(\mathrm{RB})_{0: 31}\)
\(\mathrm{bl} \leftarrow(\mathrm{RB})_{32: 63}\)
if ( \(\mathrm{ah}=\mathrm{bh}\) ) then \(\mathrm{ch} \leftarrow 1\)
else ch \(\leftarrow 0\)
if (al = bl) then \(\mathrm{cl} \leftarrow 1\)
else cl \(\leftarrow 0\)
\(\mathrm{CR}_{4 \times \mathrm{BF}: 4 \times \mathrm{BF}+3} \leftarrow \mathrm{ch}\|\mathrm{cl}\|\) (ch |cl) || (ch \& cl)
```

Each element of register RA is compared against the corresponding element of register RB. The results of the comparisons are placed into $C R$ field $B F$. If $\mathrm{RA}_{0: 31}$ is equal to $R B_{0: 31}$, bit 0 of $C R$ field $B F$ is set to 1 , otherwise it is set to 0 . If $R A_{32: 63}$ is equal to $\mathrm{RB}_{32: 63}$, bit 1 of $C R$ field $B F$ is set to 1 , otherwise it is set to 0 . Bit 2 of $C R$ field $B F$ is set to the OR of both result bits and Bit 3 of CR field BF is set to the AND of both result bits. Comparison ignores the sign of $0(+0=-0)$. The comparison proceeds after treating NaNs, Infinities, and Denorms as normalized numbers, using their values of ' $e$ ' and 'f directly.

No exceptions are taken during the execution of evfststeq.
Special Registers Altered:
CR field BF

## Programming Note

In an implementation, the execution of evfststeq is likely to be faster than the execution of evfscmpeq; however, if strict IEEE 754 compliance is required, the program should use evfscmpeq.

## Vector Convert Floating-Point Single-Precision from Signed Integer

 EVX-formevfscfsi RT,RB

| 4 | RT |  | I/I |  | RB |  | 657 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

$$
\begin{aligned}
& \mathrm{RT}_{0: 31} \leftarrow \operatorname{CnvtI32ToFP32((\mathrm {RB})_{0:31},\mathrm {S},\mathrm {HI},\mathrm {I})} \\
& \mathrm{RT}_{32: 63} \leftarrow \text { CnvtI32ToFP32 }\left((\mathrm{RB})_{32: 63,} \mathrm{~S}, \mathrm{LO}, \mathrm{I}\right)
\end{aligned}
$$

Each signed integer element of register RB is converted to the nearest single-precision floating-point value using the current rounding mode and the results are placed into the corresponding element of register RT.

Special Registers Altered:
FGH FXH FG FX FINXS

## Vector Convert Floating-Point Single-Precision from Signed Fraction EVX-form

evfscfsf RT,RB

| 4 |  | RT |  | I/I | RB |  | 659 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  |  |  |  |

$\mathrm{RT}_{0: 31} \leftarrow$ CnvtI32ToFP32 ((RB) $\left.{ }_{0}: 31, \mathrm{~S}, \mathrm{HI}, \mathrm{F}\right)$
$\mathrm{RT}_{32: 63} \leftarrow$ CnvtI32ToFP32((RB)
Each signed fractional element of register RB is converted to a single-precision floating-point value using the current rounding mode and the results are placed into the corresponding elements of register RT.

## Special Registers Altered: <br> FGH FXH FG FX FINXS

## Vector Convert Floating-Point

 Single-Precision from Unsigned Integer EVX-formevfscfui RT,RB

| 4 | RT |  | I/I | RB |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | 11 |  | 656 |

$\mathrm{RT}_{0: 31} \leftarrow \operatorname{CnvtI32ToFP32((\mathrm {RB})_{0:31},\mathrm {U},\mathrm {HI},\mathrm {I})}$
$\mathrm{RT}_{32: 63} \leftarrow$ CnvtI32ToFP32 ( (RB) $\left.32: 63, \mathrm{U}, \mathrm{LO}, \mathrm{I}\right)$
Each unsigned integer element of register RB is converted to the nearest single-precision floating-point value using the current rounding mode and the results are placed into the corresponding elements of register RT.

## Special Registers Altered:

FGH FXH FG FX FINXS

## Vector Convert Floating-Point Single-Precision from Unsigned Fraction EVX-form

evfscfuf RT,RB

| 4 | RT |  | I/I | RB |  | 658 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  |  |  |  |

```
RT}0:31*CnvtI32ToFP32((RB) 0:31, U, HI, F
RT
```

Each unsigned fractional element of register RB is converted to a single-precision floating-point value using the current rounding mode and the results are placed into the corresponding elements of register RT.

## Special Registers Altered:

FGH FXH FG FX FINXS

## Vector Convert Floating-Point Single-Precision to Signed Integer

EVX-form
evfsctsi RT,RB

| 4 | RT | I/I | RB |  | 661 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 | 11 |  |  |  |  |

$\mathrm{RT}_{0: 31} \leftarrow$ CnvtFP32ToI32Sat ((RB) $\left.{ }_{0: 31}, \mathrm{~S}, \mathrm{HI}, \mathrm{RND}, \mathrm{I}\right)$ $\mathrm{RT}_{32: 63} \leftarrow$ CnvtFP32ToI32Sat ((RB) 32:63 $\left.^{2} \mathrm{~S}, \mathrm{LO}, \mathrm{RND}, \mathrm{I}\right)$
Each single-precision floating-point element in register RB is converted to a signed integer using the current rounding mode and the result is saturated if it cannot be represented in a 32-bit integer. NaNs are converted as though they were zero.

## Special Registers Altered:

FINV FINVH FINVS
FGH FXH FG FX FINXS

## Vector Convert Floating-Point Single-Precision to Unsigned Integer <br> EVX-form

evfsctui RT,RB

| 4 | RT | I/I | RB |  | 660 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 |  | 11 |  |  |  |

$\mathrm{RT}_{0: 31} \leftarrow$ CnvtFP32ToI32Sat ((RB) $\left.{ }_{0: 31}, \mathrm{U}, \mathrm{HI}, \mathrm{RND}, \mathrm{I}\right)$
$\mathrm{RT}_{32: 63} \leftarrow$ CnvtFP32ToI32Sat((RB) ${ }_{32: 63, \mathrm{U}, \mathrm{LO}, \mathrm{RND}, \mathrm{I})}$
Each single-precision floating-point element in register RB is converted to an unsigned integer using the current rounding mode and the result is saturated if it cannot be represented in a 32-bit integer. NaNs are converted as though they were zero.

## Special Registers Altered: <br> FINV FINVH FINVS <br> FGH FXH FG FX FINXS

## Vector Convert Floating-Point Single-Precision to Signed Integer with Round toward Zero <br> EVX-form

evfsctsiz RT,RB

| 4 | RT |  | I/I | RB | 666 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

```
RT}0:31 \leftarrow CnvtFP32ToI32Sat((RB) 0:31, S, HI, ZER, I)
RT
```

Each single-precision floating-point element in register RB is converted to a signed integer using the rounding mode Round toward Zero and the result is saturated if it cannot be represented in a 32-bit integer. NaNs are converted as though they were zero.

## Special Registers Altered:

FINV FINVH FINVS
FGH FXH FG FX FINXS

## Vector Convert Floating-Point Single-Precision to Unsigned Integer with Round toward Zero EVX-form

evfsctuiz RT,RB

| 4 | RT |  | I/I | RB |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 664 |  |  |  |

$\mathrm{RT}_{0: 31} \leftarrow$ CnvtFP32ToI32Sat ((RB) ${ }_{0: 31}, \mathrm{U}, \mathrm{HI}$, ZER, I)
$\mathrm{RT}_{32: 63} \leftarrow$ CnvtFP32ToI32Sat ((RB) $\left.32: 63, \mathrm{U}, \mathrm{LO}, \mathrm{ZER}, \mathrm{I}\right)$

Each single-precision floating-point element in register RB is converted to an unsigned integer using the rounding mode Round toward Zero and the result is saturated if it cannot be represented in a 32-bit integer. NaNs are converted as though they were zero.

```
Special Registers Altered:
    FINV FINVH FINVS
    FGH FXH FG FX FINXS
```


## Vector Convert Floating-Point <br> Single-Precision to Signed Fraction <br> EVX-form

evfsctsf RT,RB

| 4 | RT | ${ }^{\prime \prime} / / /$ | RB | 663 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |

$\mathrm{RT}_{0: 31} \leftarrow$ CnvtFP32ToI32Sat ( (RB) $\left.)_{0: 31}, \mathrm{~S}, \mathrm{HI}, \mathrm{RND}, \mathrm{F}\right)$
$\mathrm{RT}_{32: 63} \leftarrow$ CnvtFP32ToI32Sat((RB) 32:63 S, LO, RND, F)
Each single-precision floating-point element in register RB is converted to a signed fraction using the current rounding mode and the result is saturated if it cannot be represented in a 32-bit signed fraction. NaNs are converted as though they were zero.

## Special Registers Altered: <br> FINV FINVH FINVS

FGH FXH FG FX FINXS

## Vector Convert Floating-Point

 Single-Precision to Unsigned Fraction EVX-formevfsctuf RT,RB

| 4 | RT |  | I/I | RB |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 662 |  |  |  |

$\mathrm{RT}_{0: 31} \leftarrow$ CnvtFP32ToI32Sat ((RB) $\left.0: 31, \mathrm{U}, \mathrm{HI}, \mathrm{RND}, \mathrm{F}\right)$ $\mathrm{RT}_{32: 63} \leftarrow$ CnvtFP32ToI32Sat((RB) 32:63, U, LO, RND, F)
Each single-precision floating-point element in register RB is converted to an unsigned fraction using the current rounding mode and the result is saturated if it cannot be represented in a 32-bit fraction. NaNs are converted as though they were zero.

## Special Registers Altered:

FINV FINVH FINVS
FGH FXH FG FX FINXS

### 7.3.3 SPE.Embedded Float Scalar Single Instructions [Category: SPE.Embedded Float Scalar Single]

## Floating-Point Single-Precision Absolute Value EVX-form

efsabs RT,RA

| 4 |  | RT | RA |  | I/I |  | 708 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  |  |  |

$$
\mathrm{RT}_{32: 63} \leftarrow 0 \mathrm{~b} 0| |(\mathrm{RA})_{33: 63}
$$

The sign bit of the low element of register RA is set to 0 and the result is placed into the low element of register RT.

Regardless of the value of register RA, no exceptions are taken during the execution of this instruction.

Special Registers Altered:
None

Floating-Point Single-Precision Negate EVX-form
efsneg RT,RA

| 4 | RT | RA |  | I/I |  | 710 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  | 16 | 21 |

$\mathrm{RT}_{32: 63} \leftarrow \neg(\mathrm{RA})_{32}| |$
(RA) 33:63
The sign bit of the low element of register RA is complemented and the result is placed into the low element of register RT.

Regardless of the value of register RA, no exceptions are taken during the execution of this instruction.

## Special Registers Altered:

None

Floating-Point Single-Precision Negative Absolute Value EVX-form
efsnabs RT,RA

| 4 | RT | RA |  | $/ / /$ |  | 709 |  | 31 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| 0 |  |  | 11 |  | 16 | 21 |  |  |

$\mathrm{RT}_{32: 63} \leftarrow 0 \mathrm{b1}| |(\mathrm{RA})_{33: 63}$
The sign bit of the low element of register RA is set to 1 and the result is placed into the low element of register RT.

Regardless of the value of register RA, no exceptions are taken during the execution of this instruction.

## Special Registers Altered:

None

## Floating-Point Single-Precision Add EVX-form

efsadd RT,RA,RB

| 4 | RT | RA | RB | 704 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | 11 |  | 16 |

$$
\mathrm{RT}_{32: 63} \leftarrow(\mathrm{RA})_{32: 63} t_{\mathrm{sp}}(\mathrm{RB})_{32: 63}
$$

The low element of register RA is added to the low element of register RB and the result is stored in the low element of register RT.

If an underflow occurs, +0 (for rounding modes RN, RZ, RP ) or -0 (for rounding mode RM) is stored in register RT.

## Special Registers Altered:

FINV FINVS
FOVF FOVFS
FUNF FUNFS
FG FX FINXS

## Floating-Point Single-Precision Multiply EVX-form

efsmul RT,RA,RB

| 4 | RT | RA | RB |  | 712 |  |
| :--- | :--- | :--- | :--- | :---: | :--- | :--- |
| 0 |  |  | 11 | 16 | 21 |  |

$\mathrm{RT}_{32: 63} \leftarrow(\mathrm{RA})_{32: 63} \mathrm{x}_{\text {sp }}(\mathrm{RB})_{32: 63}$
The low element of register RA is multiplied by the low element of register RB and the result is stored in the low element of register RT.

## Special Registers Altered:

FINV FINVS
FOVF FOVFS
FUNF FUNFS
FG FX FINXS

## Floating-Point Single-Precision Subtract EVX-form

efssub RT,RA,RB

| 4 |  | RT | RA | RB | 705 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  |  |  |

$$
\mathrm{RT}_{32: 63} \leftarrow(\mathrm{RA})_{32: 63}-\mathrm{sp}(\mathrm{RB})_{32: 63}
$$

The low element of register RB is subtracted from the low element of register RA and the result is stored in the low element of register RT.

If an underflow occurs, +0 (for rounding modes $R N, R Z$, RP ) or -0 (for rounding mode RM) is stored in register RT.

## Special Registers Altered:

FINV FINVS
FOVF FOVFS
FUNF FUNFS
FG FX FINXS

## Floating-Point Single-Precision Divide EVX-form

efsdiv RT,RA,RB

| 4 | RT | RA | RB | 713 |  | ${ }_{31}$ |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |

$$
\mathrm{RT}_{32: 63} \leftarrow(\mathrm{RA})_{32: 63} \div \div_{\text {sp }}(\mathrm{RB})_{32: 63}
$$

The low element of register RA is divided by the low element of register RB and the result is stored in the low element of register RT.

## Special Registers Altered:

FINV FINVS
FG FX FINXS
FDBZ FDBZS
FOVF FOVFS
FUNF FUNFS

## Floating-Point Single-Precision Compare Greater Than <br> EVX-form

efscmpgt BF,RA,RB

|  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |

```
al}\leftarrow(\textrm{RA})32:6
bl }\leftarrow(\textrm{RB})32:6
if (al > bl) then cl \leftarrow1
else cl }\leftarrow
CR 4\timesBF:4\timesBF+3}<<\mathrm{ undefined || cl || undefined || undefined
```

The low element of register RA is compared against the low element of register RB. The results of the comparisons are placed into $C R$ field $B F$. If $R A_{32: 63}$ is greater than $\mathrm{RB}_{32: 63}$, bit 1 of $C R$ field $B F$ is set to 1 , otherwise it is set to 0 . Bits 0,2 , and 3 of CR field BF are undefined. Comparison ignores the sign of $0(+0=-0)$.

If an Input Error occurs and default results are generated, NaNs, Infinities, and Denorms are treated as normalized numbers, using their values of ' $e$ ' and ' $f$ directly.

## Special Registers Altered:

FINV FINVS
FG FX
CR field BF

## Floating-Point Single-Precision Compare Less Than <br> EVX-form

efscmplt BF,RA,RB

| 4 | BF | // | RA | RB |  | 717 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 | 9 |  | 11 |  |  |

al $\leftarrow(\mathrm{RA})_{32: 63}$
$\mathrm{bl} \leftarrow(\mathrm{RB}) 32: 63$
if ( $\mathrm{al}<\mathrm{bl}$ ) then $\mathrm{cl} \leftarrow 1$
else cl $\leftarrow 0$
$\mathrm{CR}_{4 \times \mathrm{BF}}: 4 \times \mathrm{BF}+3 \leftarrow$ undefined || $\mathrm{Cl}|\mid$ undefined || undefined
The low element of register RA is compared against the low element of register $R B$. If $R A_{32: 63}$ is less than $\mathrm{RB}_{32: 63}$, bit 1 of $C R$ field $B F$ is set to 1 , otherwise it is set to 0 . Bits 0,2 , and 3 of CR field BF are undefined. Comparison ignores the sign of $0(+0=-0)$.
If an Input Error occurs and default results are generated, NaNs, Infinities, and Denorms are treated as normalized numbers, using their values of ' $e$ ' and ' $f$ directly.

```
Special Registers Altered:
    FINV FINVS
    FG FX
    CR field BF
```


## Floating-Point Single-Precision Compare Equal EVX-form

efscmpeq BF,RA,RB

| 4 | BF | I/ | RA | RB |  | 718 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 6 | 9 | 11 |  |  |  |  |

## al $\leftarrow($ RA $) 32: 63$

$\mathrm{bl} \leftarrow(\mathrm{RB}) 32: 63$
if ( $\mathrm{al}=\mathrm{bl}$ ) then $\mathrm{cl} \leftarrow 1$
else cl $\leftarrow 0$
$\mathrm{CR}_{4 \times \mathrm{BF}}: 4 \times \mathrm{BF}+3 \leftarrow$ undefined || cl || undefined || undefined
The low element of register RA is compared against the low element of register $R B$. If $R A_{32: 63}$ is equal to $\mathrm{RB}_{32: 63}$, bit 1 of $C R$ field $B F$ is set to 1 , otherwise it is set to 0 . Bits 0 , 2, and 3 of $C R$ field $B F$ are undefined. Comparison ignores the sign of $0(+0=-0)$.
If an Input Error occurs and default results are generated, NaNs, Infinities, and Denorms are treated as normalized numbers, using their values of ' $e$ ' and ' $f$ directly.

## Special Registers Altered:

FINV FINVS
FG FX
CR field BF

## Floating-Point Single-Precision Test Greater Than EVX-form

efststgt BF,RA,RB

al $\leftarrow(R A) 32: 63$
bl $\leftarrow(R B) 32: 63$
if $(\mathrm{al}>\mathrm{bl})$ then $\mathrm{cl} \leftarrow 1$
else cl $\leftarrow 0$
$\mathrm{CR}_{4 \times \mathrm{BF}}$ :4XBF+3$\leftarrow$ undefined || cl || undefined || undefined
The low element of register RA is compared against the low element of register $R B$. If $\mathrm{RA}_{32: 63}$ is greater than $\mathrm{RB}_{32: 63}$, bit 1 of $C R$ field $B F$ is set to 1 , otherwise it is set to 0 . Bits 0 , 2 , and 3 of CR field BF are undefined. Comparison ignores the sign of $0(+0=-0)$. The comparison proceeds after treating NaNs, Infinities, and Denorms as normalized numbers, using their values of ' $e$ ' and ' $f$ directly.
No exceptions are generated during the execution of efststgt.

## Special Registers Altered:

CR field BF

## Programming Note

In an implementation, the execution of efststgt is likely to be faster than the execution of efscmpgt; however, if strict IEEE 754 compliance is required, the program should use efscmpgt.

## Floating-Point Single-Precision Test Less Than <br> EVX-form

efststlt BF,RA,RB

| 4 | BF | // | RA | RB |  | 733 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  |  |  |  |  |
| 9 |  |  |  |  |  |  |  |

al $\leftarrow(\mathrm{RA})_{32: 63}$
$\mathrm{bl} \leftarrow(\mathrm{RB}) 32: 63$
if (al < bl) then $\mathrm{cl} \leftarrow 1$
else cl $\leftarrow 0$
$\mathrm{CR}_{4 \times \mathrm{BF}}: 4 \times \mathrm{BF}+3 \leftarrow$ undefined || cl || undefined || undefined
The low element of register RA is compared against the low element of register $R B$. If $R A_{32: 63}$ is less than $R B_{32: 63}$, bit 1 of CR field BF is set to 1 , otherwise it is set to 0 . Bits 0 , 2, and 3 of CR field BF are undefined. Comparison ignores the sign of $0(+0=-0)$. The comparison proceeds after treating NaNs , Infinities, and Denorms as normalized numbers, using their values of ' $e$ ' and ' $f$ directly.

No exceptions are generated during the execution of efststlt.

## Special Registers Altered:

$C R$ field $B F$

## Programming Note

In an implementation, the execution of efststlt is likely to be faster than the execution of efscmplt; however, if strict IEEE 754 compliance is required, the program should use efscmplt.

## Floating-Point Single-Precision Test Equal EVX-form

efststeq $B F, R A, R B$

| 4 | BF | // | RA | RB |  | 734 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 | 9 |  | 11 |  |  |

$$
\text { al } \leftarrow(\mathrm{RA}) 32: 63
$$

$$
\mathrm{bl} \leftarrow(\mathrm{RB}) 32: 63
$$

$$
\text { if }(\mathrm{al}=\mathrm{bl}) \text { then } \mathrm{cl} \leftarrow 1
$$

else $\mathrm{cl} \leftarrow 0$
$\mathrm{CR}_{4 \times \mathrm{BF}}: 4 \times \mathrm{BF}+3 \leftarrow$ undefined || cl || undefined || undefined
The low element of register RA is compared against the low element of register $R B$. If $R A_{32: 63}$ is equal to $\mathrm{RB}_{32: 63}$, bit 1 of $C R$ field $B F$ is set to 1 , otherwise it is set to 0 . Bits 0,2 , and 3 of CR field BF are undefined. Comparison ignores the sign of $0(+0=-0)$. The comparison proceeds after treating NaNs, Infinities, and Denorms as normalized numbers, using their values of ' $e$ ' and ' $f$ directly.

No exceptions are generated during the execution of efststeq.
Special Registers Altered:
CR field BF

## Programming Note

In an implementation, the execution of efststeq is likely to be faster than the execution of efscmpeq; however, if strict IEEE 754 compliance is required, the program should use efscmpeq.

## Convert Floating-Point Single-Precision from Signed Integer EVX-form

$$
\text { efscfsi } \quad \text { RT,RB }
$$

| 4 |  | RT | I/I | RB |  | 721 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  | 16 | 21 |  |

$\mathrm{RT}_{32: 63} \leftarrow$ CnvtI32ToFP32 ((RB) $\left.{ }_{32: 63,} \mathrm{~S}, \mathrm{LO}, \mathrm{I}\right)$
The signed integer low element in register RB is converted to a single-precision floating-point value using the current rounding mode and the result is placed into the low element of register RT.
Special Registers Altered:
FINXS FG FX

## Convert Floating-Point Single-Precision from Signed Fraction EVX-form

efscfsf RT,RB

| 4 | RT | I/I | RB |  | 723 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | 11 | 16 |  |

$\mathrm{RT}_{32: 63} \leftarrow$ CnvtI32ToFP32 ((RB) $\left.{ }_{32: 63,} \mathrm{~S}, \mathrm{LO}, \mathrm{F}\right)$
The signed fractional low element in register RB is converted to a single-precision floating-point value using the current rounding mode and the result is placed into the low element of register RT.

## Special Registers Altered: <br> FINXS FG FX <br> Convert Floating-Point Single-Precision to Signed Integer EVX-form

## efsctsi RT,RB

| 4 | RT | I/I | RB |  | 725 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 | 16 | 21 |  |

$\mathrm{RT}_{32: 63} \leftarrow$ CnvtFP32ToI32Sat ((RB) $\left.{ }_{32: 63,} \mathrm{~S}, \mathrm{LO}, \mathrm{RND}, \mathrm{I}\right)$
The single-precision floating-point low element in register RB is converted to a signed integer using the current rounding mode and the result is saturated if it cannot be represented in a 32-bit integer. NaNs are converted as though they were zero.

## Special Registers Altered:

## FINV FINVS

FINXS FG FX

## Convert Floating-Point Single-Precision from Unsigned Integer <br> EVX-form

efscfui RT,RB

| 4 | RT |  | I/I | RB |  | 720 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 |  | 11 |  |  |  |

$\mathrm{RT}_{32: 63} \leftarrow$ CnvtI32ToFP32 ((RB) $\left.{ }_{32: 63}, \mathrm{U}, \mathrm{LO}, \mathrm{I}\right)$
The unsigned integer low element in register RB is converted to a single-precision floating-point value using the current rounding mode and the result is placed into the low element of register RT.

Special Registers Altered:

```
FINXS FG FX
```

Convert Floating-Point Single-Precision from Unsigned Fraction EVX-form

```
efscfuf RT,RB
```

| 4 | RT | I/I | RB |  | 722 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 616 |  |  |  |

$\mathrm{RT}_{32: 63} \leftarrow$ CnvtI32ToFP32 ((RB) 32:63 U, LO, F)
The unsigned fractional low element in register RB is converted to a single-precision floating-point value using the current rounding mode and the result is placed into the low element of register RT.

## Special Registers Altered:

FINXS FG FX

## Convert Floating-Point Single-Precision to Unsigned Integer EVX-form

$$
\text { efsctui } \quad \text { RT,RB }
$$

| 4 | RT | I/I | RB |  | 724 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  | 16 | 21 |

$\mathrm{RT}_{32: 63} \leftarrow$ CnvtFP32ToI32Sat((RB) $\left.32: 63, \mathrm{U}, \mathrm{LO}, \mathrm{RND}, \mathrm{I}\right)$
The single-precision floating-point low element in register RB is converted to an unsigned integer using the current rounding mode and the result is saturated if it cannot be represented in a 32-bit integer. NaNs are converted as though they were zero.

## Special Registers Altered:

FINV FINVS
FINXS FG FX

## Convert Floating-Point Single-Precision to Signed Integer with Round toward Zero EVX-form

efsctsiz RT,RB

| 4 | RT | I/I | RB |  | 730 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 |  |  |  |  |  |

$\mathrm{RT}_{32: 63} \leftarrow$ CnvtFP32ToI32Sat ( (RB) 32:63 S, LO, ZER, I)
The single-precision floating-point low element in register RB is converted to a signed integer using the rounding mode Round toward Zero and the result is saturated if it cannot be represented in a 32-bit integer. NaNs are converted as though they were zero.
Special Registers Altered:
FINV FINVS
FINXS FG FX

Convert Floating-Point Single-Precision to Signed Fraction EVX-form
efsctsf RT,RB

| 4 |  | RT |  | I/I | RB |  | 727 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

$\mathrm{RT}_{32: 63} \leftarrow$ CnvtFP32ToI32Sat ( (RB) $\left.{ }_{32: 63}, \mathrm{~S}, \mathrm{LO}, \mathrm{RND}, \mathrm{F}\right)$
The single-precision floating-point low element in register RB is converted to a signed fraction using the current rounding mode and the result is saturated if it cannot be represented in a 32-bit fraction. NaNs are converted as though they were zero.

## Special Registers Altered: <br> FINV FINVS <br> FINXS FG FX

## Convert Floating-Point Single-Precision to Unsigned Integer with Round toward Zero EVX-form

efsctuiz RT,RB

| 4 | RT | $/ / /$ | RB |  | 728 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  | 26 | 21 |

$\mathrm{RT}_{32: 63} \leftarrow$ CnvtFP32ToI32Sat ((RB) $\left.{ }_{32: 63}, \mathrm{U}, \mathrm{LO}, \mathrm{ZER}, \mathrm{I}\right)$
The single-precision floating-point low element in register RB is converted to an unsigned integer using the rounding mode Round toward Zero and the result is saturated if it cannot be represented in a 32-bit integer. NaNs are converted as though they were zero.
Special Registers Altered:
FINV FINVS
FINXS FG FX

Convert Floating-Point Single-Precision
to Unsigned Fraction EVX-form
efsctuf RT,RB

| 4 | RT |  | I/I | RB | 726 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 |  |  |  |  |

$\mathrm{RT}_{32: 63} \leftarrow$ CnvtFP32ToI32Sat ((RB) 32:63, $\left.\mathrm{U}, \mathrm{LO}, \mathrm{RND}, \mathrm{F}\right)$
The single-precision floating-point low element in register RB is converted to an unsigned fraction using the current rounding mode and the result is saturated if it cannot be represented in a 32-bit unsigned fraction. NaNs are converted as though they were zero.

```
Special Registers Altered:
    FINV FINVS
    FINXS FG FX
```


### 7.3.4 SPE.Embedded Float Scalar Double Instructions [Category: SPE.Embedded Float Scalar Double]

| Floating-Point Double-Precision Absolute <br> Value <br> EVX-form |
| :--- |
| efdabs |
| 4 $\mathrm{RT}, \mathrm{RA}$ |
| $\mathrm{RT}_{0: 63} \leftarrow 0 \mathrm{RT}$ |

The sign bit of register RA is set to 0 and the result is placed in register RT.
Regardless of the value of register RA, no exceptions are taken during the execution of this instruction.
Special Registers Altered:
None

Floating-Point Double-Precision Negate

## EVX-form

efdneg RT,RA

| 4 | RT | RA |  | I/I |  | 742 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 | 16 | 21 |  |

$$
\mathrm{RT}_{0: 63} \leftarrow \neg(\mathrm{RA})_{0} \|(\mathrm{RA})_{1: 63}
$$

The sign bit of register RA is complemented and the result is placed in register RT.
Regardless of the value of register RA, no exceptions are taken during the execution of this instruction.

Special Registers Altered:
None

Floating-Point Double-Precision Negative Absolute Value EVX-form
efdnabs RT,RA

| 4 | RT | RA | $/ / I$ |  | 741 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 |  | 11 |  |

$\mathrm{RT}_{0: 63} \leftarrow 0 \mathrm{~b} 1| |(\mathrm{RA})_{1: 63}$
The sign bit of register RA is set to 1 and the result is placed in register RT.

Regardless of the value of register RA, no exceptions are taken during the execution of this instruction.
Special Registers Altered:
None

## Floating-Point Double-Precision Add

EVX-form
efdadd RT,RA,RB

| 4 | RT | RA | RB |  | 736 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  | 16 |  |

$\mathrm{RT}_{0: 63} \leftarrow(\mathrm{RA})_{0: 63}+_{\mathrm{dp}}(\mathrm{RB})_{0: 63}$
RA is added to RB and the result is stored in register RT.

If an underflow occurs, +0 (for rounding modes $R N, R Z$, RP ) or -0 (for rounding mode RM) is stored in register RT.

Special Registers Altered:
FINV FINVS
FOVF FOVFS
FUNF FUNFS
FG FX FINXS

## Floating-Point Double-Precision Multiply EVX-form

efdmul RT,RA,RB

| 4 |  | RT | RA | RB |  | 744 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  |  |

$\mathrm{RT}_{0: 63} \leftarrow(\mathrm{RA})_{0: 63} \mathrm{X}_{\mathrm{dp}}(\mathrm{RB})_{0: 63}$
RA is multiplied by RB and the result is stored in register RT.

Special Registers Altered:
FINV FINVS
FOVF FOVFS
FUNF FUNFS
FG FX FINXS

## Floating-Point Double-Precision Subtract EVX-form

efdsub RT,RA,RB

| 4 | RT | RA | RB | 737 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  | 11 |  |  |

```
RT}\mp@subsup{0}{0:63}{}\leftarrow(\textrm{RA}\mp@subsup{)}{0:63-\textrm{dp}}{(RB}\mp@subsup{)}{0:63}{
```

RB is subtracted from RA and the result is stored in register RT.

If an underflow occurs, +0 (for rounding modes RN, RZ, $R P$ ) or -0 (for rounding mode RM) is stored in register RT.

Special Registers Altered:
FINV FINVS
FOVF FOVFS
FUNF FUNFS
FG FX FINXS

Floating-Point Double-Precision Divide EVX-form
efddiv RT,RA,RB

| 4 | RT | RA | RB |  | 745 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  | 16 | 21 |  |

$\mathrm{RT}_{0: 63} \leftarrow(\mathrm{RA})_{0: 63} \div{ }_{\mathrm{dp}}(\mathrm{RB})_{0: 63}$
RA is divided by RB and the result is stored in register RT.

Special Registers Altered:
FINV FINVS
FG FX FINXS
FDBZ FDBZS
FOVF FOVFS
FUNF FUNFS

## Floating-Point Double-Precision Compare Greater Than <br> EVX-form

efdcmpgt BF,RA,RB


```
al \(\leftarrow(\mathrm{RA})_{0: 63}\)
\(\mathrm{bl} \leftarrow(\mathrm{RB})_{0: 63}\)
if (al >bl) then \(\mathrm{cl} \leftarrow 1\)
else cl \(\leftarrow 0\)
\(\mathrm{CR}_{4 \times \mathrm{BF}}: 4 \times \mathrm{BF}+3 \leftarrow\) undefined || cl || undefined || undefined
```

RA is compared against RB. If RA is greater than RB, bit 1 of $C R$ field $B F$ is set to 1 , otherwise it is set to 0 . Bits 0,2 , and 3 of $C R$ field $B F$ are undefined. Comparison ignores the sign of $0(+0=-0)$.

If an input error occurs and default results are generated, NaNs, Infinities, and Denorms are treated as normalized numbers, using their values of ' $e$ ' and ' $f$ directly.
Special Registers Altered:
FINV FINVS
FG FX
CR field BF

Floating-Point Double-Precision Compare Equal

EVX-form
efdcmpeq BF,RA,RB

| 4 | BF | $/ / /$ | RA | RB |  | 750 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 61 |  |  |  |  |

$$
\begin{aligned}
& a 1 \leftarrow(R A) 0: 63 \\
& \mathrm{bl} \leftarrow(\mathrm{RB})_{0: 63} \\
& \text { if (al }=\text { bl) then } \mathrm{cl} \leftarrow 1 \\
& \text { else cl } \leftarrow 0 \\
& \mathrm{CR}_{4 \times \mathrm{BF}}: 4 \times \mathrm{BF}+3 \leftarrow \text { undefined || cl || undefined || undefined }
\end{aligned}
$$

RA is compared against RB. If RA is equal to RB, bit 1 of $C R$ field $B F$ is set to 1 , otherwise it is set to 0 . Bits 0 , 2, and 3 of CR field BF are undefined. Comparison ignores the sign of $0(+0=-0)$.
If an input error occurs and default results are generated, NaNs, Infinities, and Denorms are treated as normalized numbers, using their values of ' $e$ ' and ' $f$ directly.
Special Registers Altered:
FINV FINVS
FG FX
CR field BF

## Floating-Point Double-Precision Compare Less Than <br> EVX-form

$$
\text { efdcmplt } \quad B F, R A, R B
$$

| 4 | BF | I/ | RA | RB |  | 749 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  |  |  |  |

$$
\begin{aligned}
& \text { al } \leftarrow(\mathrm{RA})_{0: 63} \\
& \mathrm{bl} \leftarrow(\mathrm{RB})_{0: 63} \\
& \text { if ( } \mathrm{al}<\mathrm{bl} \text { ) then } \mathrm{cl} \leftarrow 1 \\
& \text { else cl } \leftarrow 0 \\
& \mathrm{CR}_{4 \times \mathrm{BF}}: 4 \times \mathrm{BF}+3 \leftarrow \text { undefined || cl || undefined || undefined }
\end{aligned}
$$

RA is compared against RB. If RA is less than RB, bit 1 of $C R$ field $B F$ is set to 1 , otherwise it is set to 0 . Bits 0 , 2, and 3 of CR field BF are undefined. Comparison ignores the sign of $0(+0=-0)$.

If an input error occurs and default results are generated, NaNs, Infinities, and Denorms are treated as normalized numbers, using their values of ' $e$ ' and ' $f$ directly.
Special Registers Altered:
FINV FINVS
FG FX
CR field BF

Floating-Point Double-Precision Test Greater Than

EVX-form
efdtstgt BF,RA,RB

| 4 | BF | $/ /$ | RA | RB |  | 764 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 |  |  |  |  |

$$
\begin{aligned}
& \text { al } \leftarrow(\mathrm{RA}) 0: 63 \\
& \mathrm{bl} \leftarrow(\mathrm{RB}) 0: 63 \\
& \text { if }(\mathrm{al}>\mathrm{bl})^{2} \text { then } \mathrm{cl} \leftarrow 1 \\
& \text { else cl } \leftarrow 0 \\
& \mathrm{CR}_{4 \times \mathrm{BF}: 4 \times \mathrm{BF}+3} \leftarrow \text { undefined }||\mathrm{cl}|| \text { undefined || undefined }
\end{aligned}
$$

RA is compared against RB. If RA is greater than RB, bit 1 of $C R$ field $B F$ is set to 1 , otherwise it is set to 0 . Bits 0, 2, and 3 of CR field BF are undefined. Comparison ignores the sign of $0(+0=-0)$. The comparison proceeds after treating NaNs, Infinities, and Denorms as normalized numbers, using their values of ' $e$ ' and ' $f$ directly.
No exceptions are generated during the execution of efdtstgt.

## Special Registers Altered:

CR field BF

## Programming Note

In an implementation, the execution of efdtstgt is likely to be faster than the execution of efdcmpgt; however, if strict IEEE 754 compliance is required, the program should use efdcmpgt.

## Floating-Point Double-Precision Test Less Than <br> EVX-form

efdtstlt $\quad B F, R A, R B$

| 4 | BF | // | RA | RB |  | 765 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  |  |  |  |  |

## al $\leftarrow(\mathrm{RA})_{0: 63}$

$\mathrm{bl} \leftarrow(\mathrm{RB})_{0: 63}$
if ( $\mathrm{al}<\mathrm{bl}$ ) then $\mathrm{cl} \leftarrow 1$
else cl $\leftarrow 0$
$\mathrm{CR}_{4 \times \mathrm{BF}}: 4 \times \mathrm{BF}+3 \leftarrow$ undefined || cl || undefined || undefined
RA is compared against RB. If RA is less than RB, bit 1 of $C R$ field $B F$ is set to 1 , otherwise it is set to 0 . Bits 0 , 2 , and 3 of CR field BF are undefined. Comparison ignores the sign of $0(+0=-0)$. The comparison proceeds after treating NaNs, Infinities, and Denorms as normalized numbers, using their values of ' $e$ ' and ' $f$ directly.

No exceptions are generated during the execution of efdtstlt.

## Special Registers Altered:

CR field BF

## Programming Note

In an implementation, the execution of efdtstlt is likely to be faster than the execution of efdcmplt; however, if strict IEEE 754 compliance is required, the program should use efdcmplt.

## Convert Floating-Point Double-Precision from Signed Integer <br> EVX-form

efdcfsi RT,RB

| 4 |  | RT | I/I | RB |  | 753 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 | 11 |  |  |  |  |

$\mathrm{RT}_{0: 63} \leftarrow$ CnvtI32ToFP64((RB) ${ }_{32: 63}$, S , I)
The signed integer low element in register RB is converted to a double-precision floating-point value using the current rounding mode and the result is placed in register RT.

## Special Registers Altered: <br> None

## Floating-Point Double-Precision Test Equal <br> EVX-form

efdtsteq $B F, R A, R B$

| 4 | BF | // | RA | RB |  | 766 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 | 9 |  | 11 |  |  |

al $\leftarrow(\mathrm{RA})_{0: 63}$
$\mathrm{bl} \leftarrow(\mathrm{RB}) 0: 63$
if $(\mathrm{al}=\mathrm{bl})$ then $\mathrm{cl} \leftarrow 1$
else cl $\leftarrow 0$
$\mathrm{CR}_{4 \times \mathrm{BF}}: 4 \times \mathrm{BF}+3 \leftarrow$ undefined || cl || undefined || undefined
RA is compared against RB. If RA is equal to RB, bit 1 of $C R$ field $B F$ is set to 1 , otherwise it is set to 0 . Bits 0 , 2 , and 3 of $C R$ field $B F$ are undefined. Comparison ignores the sign of $0(+0=-0)$. The comparison proceeds after treating NaNs, Infinities, and Denorms as normalized numbers, using their values of ' $e$ ' and ' $f$ directly.

No exceptions are generated during the execution of efdtsteq.

## Special Registers Altered:

CR field BF

## Programming Note

In an implementation, the execution of efdtsteq is likely to be faster than the execution of efdcmpeq; however, if strict IEEE 754 compliance is required, the program should use efdcmpeq.

## Convert Floating-Point Double-Precision from Unsigned Integer EVX-form

efdcfui RT,RB

| 4 |  | RT |  | I/I |  | RB |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 |  | 752 |  |  |  |

$\mathrm{RT}_{0: 63} \leftarrow$ CnvtI32ToFP64 ((RB) $\left.{ }_{32: 63}, \mathrm{U}, \mathrm{I}\right)$
The unsigned integer low element in register RB is converted to a double-precision floating-point value using the current rounding mode and the result is placed in register RT.

## Special Registers Altered: <br> None

## Convert Floating-Point Double-Precision from Signed Integer Doubleword

EVX-form
efdcfsid RT,RB

| 4 | RT | III | RB |  | 739 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | 11 |  |  |

$\mathrm{RT}_{0: 63} \leftarrow$ CnvtI64ToFP64 ((RB) $\left.0: 63, \mathrm{~S}\right)$
The signed integer doubleword in register RB is converted to a double-precision floating-point value using the current rounding mode and the result is placed in register RT.

```
Corequisite Categories:
    64-Bit
Special Registers Altered:
    FINXS FG FX
```


## Convert Floating-Point Double-Precision from Signed Fraction <br> EVX-form

efdcfsf RT,RB

| 4 | RT |  | I/I | RB |  | 755 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  | 16 |  |  |

$\mathrm{RT}_{0: 63} \leftarrow$ CnvtI32ToFP64 ( (RB) 32:63 S, F )
The signed fractional low element in register RB is converted to a double-precision floating-point value using the current rounding mode and the result is placed in register RT.

## Special Registers Altered:

None

## Convert Floating-Point Double-Precision from Unsigned Fraction <br> EVX-form

efdcfuf RT,RB

| 4 | RT | I/I | RB |  | 754 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  |  |

$\mathrm{RT}_{0: 63} \leftarrow \operatorname{CnvtI32ToFP64((\mathrm {RB})_{32:63},\mathrm {U},\mathrm {F})}$
The unsigned fractional low element in register RB is converted to a double-precision floating-point value using the current rounding mode and the result is placed in register RT.

## Special Registers Altered:

None

## Convert Floating-Point Double-Precision from Unsigned Integer Doubleword

EVX-form
efdcfuid RT,RB

| 4 | RT |  | I/I | RB |  | 738 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 |  |  |  |  |  |

$\mathrm{RT}_{0: 63} \leftarrow$ CnvtI64ToFP64 ( (RB) 0:63 , U)
The unsigned integer doubleword in register RB is converted to a double-precision floating-point value using the current rounding mode and the result is placed in register RT.

```
Corequisite Categories:
    64-Bit
Special Registers Altered:
    FINXS FG FX
```


## Convert Floating-Point Double-Precision

 to Signed Integer
## EVX-form

```
efdctsi RT,RB
```

| 4 | RT | I/I | RB |  | 757 |
| :---: | :---: | :---: | :---: | :---: | :---: |

$\mathrm{RT}_{32: 63} \leftarrow$ CnvtFP64ToI32Sat ((RB) $\left.{ }_{0: 63 \prime}, \mathrm{~S}, \mathrm{RND}, \mathrm{I}\right)$
The double-precision floating-point value in register RB is converted to a signed integer using the current rounding mode and the result is saturated if it cannot be represented in a 32 -bit integer. NaNs are converted as though they were zero.
Special Registers Altered:
FINV FINVS
FINXS FG FX

## Convert Floating-Point Double-Precision to Unsigned Integer EVX-form

```
efdctui RT,RB
```

| 4 |  | RT | $/ / /$ | RB |  | 756 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  | 16 | 21 |  |

$\mathrm{RT}_{32: 63} \leftarrow$ CnvtFP64ToI32Sat ((RB) $\left.{ }_{0: 63}, \mathrm{U}, \mathrm{RND}, \mathrm{I}\right)$
The double-precision floating-point value in register RB is converted to an unsigned integer using the current rounding mode and the result is saturated if it cannot be represented in a 32 -bit integer. NaNs are converted as though they were zero.

```
Special Registers Altered:
    FINV FINVS
    FINXS FG FX
```


## Convert Floating-Point Double-Precision to Signed Integer Doubleword with Round toward Zero <br> EVX-form

efdctsidz RT,RB

| 4 | RT | I/I | RB |  | 747 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 11 |  |  |  |  |  |

$\mathrm{RT}_{0: 63} \leftarrow$ CnvtFP64ToI64Sat ((RB) $\left.{ }_{0: 63}, \mathrm{~S}, \mathrm{ZER}\right)$
The double-precision floating-point value in register RB is converted to a signed integer doubleword using the rounding mode Round toward Zero and the result is saturated if it cannot be represented in a 64-bit integer. NaNs are converted as though they were zero.

Corequisite Categories:
64-Bit
Special Registers Altered:
FINV FINVS
FINXS FG FX

## Convert Floating-Point Double-Precision to Unsigned Integer Doubleword with Round toward Zero EVX-form

efdctuidz RT,RB

| 4 | RT | $/ / /$ | RB |  | 746 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 |  |  | 21 |

$\mathrm{RT}_{0: 63} \leftarrow \operatorname{CnvtFP64ToI64Sat((RB)_{0:63},~U,~ZER)~}$
The double-precision floating-point value in register RB is converted to an unsigned integer doubleword using the rounding mode Round toward Zero and the result is saturated if it cannot be represented in a 64-bit integer. NaNs are converted as though they were zero.

Corequisite Categories:
64-Bit
Special Registers Altered:
FINV FINVS
FINXS FG FX

## Convert Floating-Point Double-Precision to Signed Integer with Round toward Zero EVX-form

efdctsiz RT,RB

| 4 | RT |  | I/I |  | RB |  | 762 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

$\mathrm{RT}_{32: 63} \leftarrow$ CnvtFP64ToI32Sat ((RB) $\left.{ }_{0: 63}, \mathrm{~S}, \mathrm{ZER}, \mathrm{I}\right)$
The double-precision floating-point value in register RB is converted to a signed integer using the rounding mode Round toward Zero and the result is saturated if it cannot be represented in a 32-bit integer. NaNs are converted as though they were zero.

## Special Registers Altered: <br> FINV FINVS <br> FINXS FG FX <br> Convert Floating-Point Double-Precision to Signed Fraction EVX-form

efdctsf RT,RB

| 4 |  | RT |  | I/I | RB |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 759 |  |  |  |

$\mathrm{RT}_{32: 63} \leftarrow \operatorname{CnvtFP} 64 T o I 32$ Sat $\left((\mathrm{RB})_{0: 63}, \mathrm{~S}\right.$, RND, F$)$
The double-precision floating-point value in register RB is converted to a signed fraction using the current rounding mode and the result is saturated if it cannot be represented in a 32-bit fraction. NaNs are converted as though they were zero.

Special Registers Altered:
FINV FINVS
FINXS FG FX
FINXS FG FX

## Convert Floating-Point Double-Precision to Unsigned Fraction <br> EVX-form

efdctuf RT,RB

| 4 | RT | I/I | RB |  | 758 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | 11 |  |  |

$\mathrm{RT}_{32: 63} \leftarrow$ CnvtFP64ToI32Sat ((RB) $\left.{ }_{0: 63}, \mathrm{U}, \mathrm{RND}, \mathrm{F}\right)$
The double-precision floating-point value in register RB is converted to an unsigned fraction using the current rounding mode and the result is saturated if it cannot be represented in a 32-bit unsigned fraction. NaNs are converted as though they were zero.

```
Special Registers Altered:
    FINV FINVS
    FINXS FG FX
```

\section*{Convert Floating-Point Double-Precision to Unsigned Integer with Round toward Zero <br> EVX-form <br> efdctuiz RT,RB <br> | 4 | RT | I// | RB |  | 760 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 |  |  |  | <br> $\mathrm{RT}_{32: 63} \leftarrow$ CnvtFP64ToI32Sat ((RB) 0:63, U, ZER, I)}

The double-precision floating-point value in register RB is converted to an unsigned integer using the rounding mode Round toward Zero and the result is saturated if it cannot be represented in a 32-bit integer. NaNs are converted as though they were zero.

## Special Registers Altered: <br> FINV FINVS

FINXS FG FX

## Floating-Point Double-Precision convert from Single-Precision EVX-form

 efdcfs RT,RB| 4 | RT | I/I | RB |  | 751 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | 11 |  |  |

```
FP32format f;
FP64format result;
f}\leftarrow(\textrm{RB}\mp@subsup{)}{32:63}{
if (f
    result }\leftarrow\mp@subsup{f}{\mathrm{ sign }}{|}|\mp@subsup{|}{\mathrm{ frac }}{63
else if Isa32NaNorInfinity(f) | Isa32Denorm(f) then
    SPEFSCRFINV}\leftarrow
    result }\leftarrow\mp@subsup{f}{\mathrm{ sign }}{}||0b11111111110 || 52 1
else if Isa32Denorm(f) then
    SPEFSCR FINV }\leftarrow
    result}\leftarrow\mp@subsup{f}{\mathrm{ sign }}{}||\mp@subsup{}{}{63}
else
    result sign 
    result}\mp@subsup{\operatorname{exp}}{}{\leftarrow}\mp@subsup{\textrm{f}}{\mathrm{ exp }}{}-127+102
    result frac }\leftarrow\underset{\mp@subsup{f}{\mathrm{ frac }}{}}{|}|\mp@subsup{|}{}{29}
RT
```

The single-precision floating-point value in the low element of register RB is converted to a double-precision floating-point value and the result is placed in register RT.

## Corequisite Categories:

SPE.Embedded Float Scalar Single or
SPE.Embedded Float Vector
Special Registers Altered:
FINV FINVS
FG FX

Floating-Point Single-Precision Convert from Double-Precision EVX-form
efscfd RT,RB

| 4 |  | RT | I/I | RB |  | 719 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 |  | 11 |  | 21 |  |

```
FP64format f;
FP32format result;
f}\leftarrow(\textrm{RB}\mp@subsup{)}{0:63}{0
if (fexp}=0)& (ffrac =0)) the
    result }\leftarrow\mp@subsup{f}{\mathrm{ sign }}{}|\mp@subsup{}{}{31}
else if Isa64NaNorInfinity(f) then
    SPEFSCR RTNy }\leftarrow
    result }\leftarrow\mp@subsup{f}{\mathrm{ sign }}{}||0b11111110 || 231
else if Isa64Denorm(f) then
    SPEFSCR 
    result}\leftarrow\mp@subsup{\textrm{f}}{\mathrm{ sign }}{}||\mp@subsup{}{}{310
else
    unbias }\leftarrow\mp@subsup{f}{\mathrm{ exp }}{}-102
    if unbias > 127 then
        result }\leftarrow\mp@subsup{\textrm{f}}{\mathrm{ sign }}{}||0.011111110 || 23
        SPEFSCR (ave }\leftarrow
    else if unbias < -126 then
        result }\leftarrow\mp@subsup{\textrm{f}}{\mathrm{ sign }}{}||0b00000001||\mp@subsup{}{}{23}
        SPEFSCR RUUNF
    else
        result
        result exp }\leftarrow\mathrm{ unbias + 127
        result}\mp@subsup{\textrm{frac}}{}{*}\leftarrow\mp@subsup{\textrm{f}}{\mathrm{ frac[0:22]}}{
        guard }\leftarrow\mp@subsup{f}{\mathrm{ frac [23]}}{
        sticky }\leftarrow(\mp@subsup{\textrm{f}}{\mathrm{ frac [24:51]}}{}\not=0
        result \leftarrow Round32(result, L0, guard,
sticky)
            SPEFSCR 
            SPEFSCR 
            if guard sticky then
                SPEFSCR (IINXS
RT
```

The double-precision floating-point value in register RB is converted to a single-precision floating-point value using the current rounding mode and the result is placed into the low element of register RT.

## Corequisite Categories:

SPE.Embedded Float Scalar Scalar
Special Registers Altered:
FINV FINVS
FOVF FOVFS
FUNF FUNFS
FG FX FINXS

### 7.4 Embedded Floating-Point Results Summary

The following tables summarize the results of various types of Embedded Floating-Point operations on various combinations of input operands. Flag settings are performed on appropriate element flags. For all the tables the following annotation and general rules apply:

-     * denotes that this status flag is set based on the results of the calculation.
■ _Calc_ denotes that the result is updated with the results of the computation.
- max denotes the maximum normalized number with the sign set to the computation [sign(operand A) XOR sign(operand B)].
- amax denotes the maximum normalized number with the sign set to the sign of Operand $A$.
- bmax denotes the maximum normalized number with the sign set to the sign of Operand $B$.
- pmax denotes the maximum normalized positive number. The encoding for single-precision is: $0 x 7 F 7 F F F F F$. The encoding for double-precision is: $0 x 7 F E F F F F F$ FFFFFFFFF.
- nmax denotes the maximum normalized negative number. The encoding for single-precision is: $0 x F F 7 F F F F F$. The encoding for double-precision is: 0xFFEFFFFFF_FFFFFFFFF.
- pmin denotes the minimum normalized positive number. The encoding for single-precision is: $0 \times 00800000$. The encoding for double-precision is: 0x00100000_00000000.
- nmin denotes the minimum normalized negative number. The encoding for single-precision is: $0 \times 80800000$. The encoding for double-precision is: 0x80100000_00000000.
■ Calculations that overflow or underflow saturate. Overflow for operations that have a floating-point result force the result to max. Underflow for operations that have a floating-point result force the result to zero. Overflow for operations that have a signed integer result force the result to 0x7FFFFFFFF (positive) or 0x80000000 (negative). Overflow for operations that have an unsigned integer result force the result to 0xFFFFFFFF (positive) or $0 \times 00000000$ (negative).
- ${ }^{1}$ (superscript) denotes that the sign of the result is positive when the sign of Operand $A$ and the sign of Operand B are different, for all rounding modes except round to -infinity, where the sign of the result is then negative.
- ${ }^{2}$ (superscript) denotes that the sign of the result is positive when the sign of Operand $A$ and the sign of Operand $B$ are the same, for all rounding modes except round to -infinity, where the sign of the result is then negative.
- ${ }^{3}$ (superscript) denotes that the sign for any multiply or divide is always the result of the operation [sign(Operand A) XOR sign(Operand B)].
- 4 (superscript) denotes that if an overflow is detected, the result may be saturated.

| Operation | Operand A | Operand B | Result | FINV | FOVF | FUNF | FDBZ | FINX |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Add |  |  |  |  |  |  |  |  |
| Add | $\infty$ | $\infty$ | amax | 1 | 0 | 0 | 0 | 0 |
| Add | $\infty$ | NaN | amax | 1 | 0 | 0 | 0 | 0 |
| Add | $\infty$ | denorm | amax | 1 | 0 | 0 | 0 | 0 |
| Add | $\infty$ | zero | amax | 1 | 0 | 0 | 0 | 0 |
| Add | $\infty$ | Norm | amax | 1 | 0 | 0 | 0 | 0 |
| Add | NaN | $\infty$ | amax | 1 | 0 | 0 | 0 | 0 |
| Add | NaN | NaN | amax | 1 | 0 | 0 | 0 | 0 |
| Add | NaN | denorm | amax | 1 | 0 | 0 | 0 | 0 |
| Add | NaN | zero | amax | 1 | 0 | 0 | 0 | 0 |
| Add | NaN | norm | amax | 1 | 0 | 0 | 0 | 0 |
| Add | denorm | $\infty$ | bmax | 1 | 0 | 0 | 0 | 0 |
| Add | denorm | NaN | bmax | 1 | 0 | 0 | 0 | 0 |
| Add | denorm | denorm | zero ${ }^{1}$ | 1 | 0 | 0 | 0 | 0 |
| Add | denorm | zero | zero ${ }^{1}$ | 1 | 0 | 0 | 0 | 0 |
| Add | denorm | norm | operand_b ${ }^{4}$ | 1 | 0 | 0 | 0 | 0 |
| Add | zero | $\infty$ | bmax | 1 | 0 | 0 | 0 | 0 |
| Add | zero | NaN | bmax | 1 | 0 | 0 | 0 | 0 |
| Add | zero | denorm | zero ${ }^{1}$ | 1 | 0 | 0 | 0 | 0 |


| Operation | Operand A | Operand B | Result | FINV | FOVF | FUNF | FDBZ | FINX |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Add | zero | zero | zero ${ }^{1}$ | 0 | 0 | 0 | 0 | 0 |
| Add | zero | norm | operand_b ${ }^{4}$ | 0 | 0 | 0 | 0 | 0 |
| Add | norm | $\infty$ | bmax | 1 | 0 | 0 | 0 | 0 |
| Add | norm | NaN | bmax | 1 | 0 | 0 | 0 | 0 |
| Add | norm | denorm | operand_a ${ }^{4}$ | 1 | 0 | 0 | 0 | 0 |
| Add | norm | zero | operand_a ${ }^{4}$ | 0 | 0 | 0 | 0 | 0 |
| Add | norm | norm | _Calc_ | 0 | * | * | 0 | * |
| Subtract |  |  |  |  |  |  |  |  |
| Sub | $\infty$ | $\infty$ | amax | 1 | 0 | 0 | 0 | 0 |
| Sub | $\infty$ | NaN | amax | 1 | 0 | 0 | 0 | 0 |
| Sub | $\infty$ | denorm | amax | 1 | 0 | 0 | 0 | 0 |
| Sub | $\infty$ | zero | amax | 1 | 0 | 0 | 0 | 0 |
| Sub | $\infty$ | Norm | amax | 1 | 0 | 0 | 0 | 0 |
| Sub | NaN | $\infty$ | amax | 1 | 0 | 0 | 0 | 0 |
| Sub | NaN | NaN | amax | 1 | 0 | 0 | 0 | 0 |
| Sub | NaN | denorm | amax | 1 | 0 | 0 | 0 | 0 |
| Sub | NaN | zero | amax | 1 | 0 | 0 | 0 | 0 |
| Sub | NaN | norm | amax | 1 | 0 | 0 | 0 | 0 |
| Sub | denorm | $\infty$ | -bmax | 1 | 0 | 0 | 0 | 0 |
| Sub | denorm | NaN | -bmax | 1 | 0 | 0 | 0 | 0 |
| Sub | denorm | denorm | zero ${ }^{2}$ | 1 | 0 | 0 | 0 | 0 |
| Sub | denorm | zero | zero ${ }^{2}$ | 1 | 0 | 0 | 0 | 0 |
| Sub | denorm | norm | -operand_b ${ }^{4}$ | 1 | 0 | 0 | 0 | 0 |
| Sub | zero | $\infty$ | -bmax | 1 | 0 | 0 | 0 | 0 |
| Sub | zero | NaN | -bmax | 1 | 0 | 0 | 0 | 0 |
| Sub | zero | denorm | zero ${ }^{2}$ | 1 | 0 | 0 | 0 | 0 |
| Sub | zero | zero | zero ${ }^{2}$ | 0 | 0 | 0 | 0 | 0 |
| Sub | zero | norm | -operand_b ${ }^{4}$ | 0 | 0 | 0 | 0 | 0 |
| Sub | norm | $\infty$ | -bmax | 1 | 0 | 0 | 0 | 0 |
| Sub | norm | NaN | -bmax | 1 | 0 | 0 | 0 | 0 |
| Sub | norm | denorm | operand_a ${ }^{4}$ | 1 | 0 | 0 | 0 | 0 |
| Sub | norm | zero | operand_a ${ }^{4}$ | 0 | 0 | 0 | 0 | 0 |
| Sub | norm | norm | _Calc_ | 0 | * | * | 0 | * |
| Multiply ${ }^{3}$ |  |  |  |  |  |  |  |  |
| Mul | $\infty$ | $\infty$ | $\max$ | 1 | 0 | 0 | 0 | 0 |
| Mul | $\infty$ | NaN | max | 1 | 0 | 0 | 0 | 0 |
| Mul | $\infty$ | denorm | zero | 1 | 0 | 0 | 0 | 0 |
| Mul | $\infty$ | zero | zero | 1 | 0 | 0 | 0 | 0 |
| Mul | $\infty$ | Norm | max | 1 | 0 | 0 | 0 | 0 |
| Mul | NaN | $\infty$ | max | 1 | 0 | 0 | 0 | 0 |
| Mul | NaN | NaN | max | 1 | 0 | 0 | 0 | 0 |
| Mul | NaN | denorm | zero | 1 | 0 | 0 | 0 | 0 |
| Mul | NaN | zero | zero | 1 | 0 | 0 | 0 | 0 |
| Mul | NaN | norm | max | 1 | 0 | 0 | 0 | 0 |

Table 3: Embedded Floating-Point Results Summary—Add, Sub, Mul, Div (Continued)

| Operation | Operand A | Operand B | Result | FINV | FOVF | FUNF | FDBZ | FINX |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mul | denorm | $\infty$ | zero | 1 | 0 | 0 | 0 | 0 |
| Mul | denorm | NaN | zero | 1 | 0 | 0 | 0 | 0 |
| Mul | denorm | denorm | zero | 1 | 0 | 0 | 0 | 0 |
| Mul | denorm | zero | zero | 1 | 0 | 0 | 0 | 0 |
| Mul | denorm | norm | zero | 1 | 0 | 0 | 0 | 0 |
| Mul | zero | $\infty$ | zero | 1 | 0 | 0 | 0 | 0 |
| Mul | zero | NaN | zero | 1 | 0 | 0 | 0 | 0 |
| Mul | zero | denorm | zero | 1 | 0 | 0 | 0 | 0 |
| Mul | zero | zero | zero | 0 | 0 | 0 | 0 | 0 |
| Mul | zero | norm | zero | 0 | 0 | 0 | 0 | 0 |
| Mul | norm | $\infty$ | max | 1 | 0 | 0 | 0 | 0 |
| Mul | norm | NaN | max | 1 | 0 | 0 | 0 | 0 |
| Mul | norm | denorm | zero | 1 | 0 | 0 | 0 | 0 |
| Mul | norm | zero | zero | 0 | 0 | 0 | 0 | 0 |
| Mul | norm | norm | Calc_ | 0 | * | * | 0 | * |
| Divide ${ }^{3}$ |  |  |  |  |  |  |  |  |
| Div | $\infty$ | $\infty$ | zero | 1 | 0 | 0 | 0 | 0 |
| Div | $\infty$ | NaN | zero | 1 | 0 | 0 | 0 | 0 |
| Div | $\infty$ | denorm | max | 1 | 0 | 0 | 0 | 0 |
| Div | $\infty$ | zero | max | 1 | 0 | 0 | 0 | 0 |
| Div | $\infty$ | Norm | max | 1 | 0 | 0 | 0 | 0 |
| Div | NaN | $\infty$ | zero | 1 | 0 | 0 | 0 | 0 |
| Div | NaN | NaN | zero | 1 | 0 | 0 | 0 | 0 |
| Div | NaN | denorm | max | 1 | 0 | 0 | 0 | 0 |
| Div | NaN | zero | max | 1 | 0 | 0 | 0 | 0 |
| Div | NaN | norm | max | 1 | 0 | 0 | 0 | 0 |
| Div | denorm | $\infty$ | zero | 1 | 0 | 0 | 0 | 0 |
| Div | denorm | NaN | zero | 1 | 0 | 0 | 0 | 0 |
| Div | denorm | denorm | max | 1 | 0 | 0 | 0 | 0 |
| Div | denorm | zero | max | 1 | 0 | 0 | 0 | 0 |
| Div | denorm | norm | zero | 1 | 0 | 0 | 0 | 0 |
| Div | zero | $\infty$ | zero | 1 | 0 | 0 | 0 | 0 |
| Div | zero | NaN | zero | 1 | 0 | 0 | 0 | 0 |
| Div | zero | denorm | max | 1 | 0 | 0 | 0 | 0 |
| Div | zero | zero | max | 1 | 0 | 0 | 0 | 0 |
| Div | zero | norm | zero | 0 | 0 | 0 | 0 | 0 |
| Div | norm | $\infty$ | zero | 1 | 0 | 0 | 0 | 0 |
| Div | norm | NaN | zero | 1 | 0 | 0 | 0 | 0 |
| Div | norm | denorm | max | 1 | 0 | 0 | 0 | 0 |
| Div | norm | zero | max | 0 | 0 | 0 | 1 | 0 |
| Div | norm | norm | _Calc_ | 0 | * | * | 0 | * |


| Table 4: Embedded Floating-Point Results Summary-Single Convert <br> from Double |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operand B | efscfd result | FINV | FOVF | FUNF | FDBZ | FINX |  |
| $+\infty$ | pmax | 1 | 0 | 0 | 0 | 0 |  |
| $-\infty$ | nmax | 1 | 0 | 0 | 0 | 0 |  |
| + NaN | pmax | 1 | 0 | 0 | 0 | 0 |  |
| - NaN | nmax | 1 | 0 | 0 | 0 | 0 |  |
| + denorm | +zero | 1 | 0 | 0 | 0 | 0 |  |
| - denorm | -zero | 1 | 0 | 0 | 0 | 0 |  |
| +zero | +zero | 0 | 0 | 0 | 0 | 0 |  |
| -zero | -zero | 0 | 0 | 0 | 0 | 0 |  |
| norm | _Calc_ | 0 | $*$ | $*$ | 0 | $*$ |  |


| Table 5: Embedded Floating-Point Results Summary-Double Convert <br> from Single |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operand B | efdcfs result | FINV | FOVF | FUNF | FDBZ | FINX |  |
| $+\infty$ | pmax | 1 | 0 | 0 | 0 | 0 |  |
| $-\infty$ | nmax | 1 | 0 | 0 | 0 | 0 |  |
| + NaN | pmax | 1 | 0 | 0 | 0 | 0 |  |
| - NaN | nmax | 1 | 0 | 0 | 0 | 0 |  |
| +denorm | +zero | 1 | 0 | 0 | 0 | 0 |  |
| -denorm | -zero | 1 | 0 | 0 | 0 | 0 |  |
| +zero | +zero | 0 | 0 | 0 | 0 | 0 |  |
| -zero | -zero | 0 | 0 | 0 | 0 | 0 |  |
| norm | _Calc_ | 0 | 0 | 0 | 0 | 0 |  |


| Table 6: Embedded Floating-Point Results Summary-Convert to Unsigned |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operand B | Integer Result <br> ctui[d][z] | Fractional Result <br> ctuf | FINV | FOVF | FUNF | FDBZ | FINX |
| $+\infty$ | OxFFFF_FFFF <br> 0xFFFF_FFFF_FFFF_FFFF | 0x7FFF_FFFF | 1 | 0 | 0 | 0 | 0 |
| $-\infty$ | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| + NaN | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| - NaN | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| denorm | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| zero | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| + norm | _Calc_ | _Calc_ | $*$ | 0 | 0 | 0 | $*$ |
| -norm | _Calc_ | _Calc_ | $*$ | 0 | 0 | 0 | $*$ |

Table 7: Embedded Floating-Point Results Summary-Convert to Signed

| Operand B | Integer Result ctsi[d][z] | Fractional Result ctsf | FINV | FOVF | FUNF | FDBZ | FINX |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $+\infty$ | 0x7FFF_FFFF $0 \times 7 F F F \_F F F F \_F F F F \_F F F F$ | 0x7FFF_FFFF | 1 | 0 | 0 | 0 | 0 |
| $-\infty$ | $\begin{gathered} 0 \times 8000 \_0000 \\ 0 \times 8000 \_0000 \_0000 \_0000 \end{gathered}$ | 0x8000_0000 | 1 | 0 | 0 | 0 | 0 |
| +NaN | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| -NaN | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| denorm | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| zero | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| +norm | Calc_ | Calc_ | * | 0 | 0 | 0 | * |
| -norm | Calc_ | Calc_ | * | 0 | 0 | 0 | * |


| Table 8: Embedded Floating-Point Results Summary-Convert from Unsigned |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operand B | Integer Source <br> cfui | Fractional Source <br> cfuf | FINV | FOVF | FUNF | FDBZ | FINX |
| zero | zero | zero | 0 | 0 | 0 | 0 | 0 |
| norm | _Calc_ | _Calc_ | 0 | 0 | 0 | 0 | $*$ |


| Table 9: Embedded Floating-Point Results Summary-Convert from Signed |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operand B | Integer Source <br> cfsi | Fractional Source <br> cfsf | FINV | FOVF | FUNF | FDBZ | FINX |
| zero | zero | zero | 0 | 0 | 0 | 0 | 0 |
| norm | _Calc_ | _Calc_ | 0 | 0 | 0 | 0 | $*$ |

Table 10:Embedded Floating-Point Results Summary-*abs, *nabs, *neg

| Operand A | *abs | *nabs | *neg | FINV | FOVF | FUNF | FDBZ | FINX |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $+\infty$ | pmax $\mid+\infty$ | nmax \| $-\infty$ | -amax \|- | 1 | 0 | 0 | 0 | 0 |
| $-\infty$ | pmax \| $+\infty$ | nmax \| $-\infty$ | $-\operatorname{amax} \mid+\infty$ | 1 | 0 | 0 | 0 | 0 |
| +NaN | pmax \| NaN | nmax \| - NaN | -amax\|-NaN | 1 | 0 | 0 | 0 | 0 |
| -NaN | pmax \| NaN | nmax \|-NaN | -amax\|+NaN | 1 | 0 | 0 | 0 | 0 |
| +denorm | +zero\|+denorm | -zero \|-denorm | -zero \|-denorm | 1 | 0 | 0 | 0 | 0 |
| -denorm | +zero \| +denorm | -zero \|-denorm | +zero \| +denorm | 1 | 0 | 0 | 0 | 0 |
| +zero | +zero | -zero | -zero | 0 | 0 | 0 | 0 | 0 |
| -zero | +zero | -zero | +zero | 0 | 0 | 0 | 0 | 0 |
| +norm | +norm | -norm | -norm | 0 | 0 | 0 | 0 | 0 |
| -norm | +norm | -norm | +norm | 0 | 0 | 0 | 0 | 0 |

# Chapter 8. Legacy Move Assist Instruction [Category: Legacy Move Assist] 

| Determine Leftmost Zero Byte | X-form |
| :--- | :--- | ---: |
| dlmzb $\mathrm{RA}, \mathrm{RS}, \mathrm{RB}$ $(\mathrm{Rc}=0)$ <br> dlmzb. $\mathrm{RA}, \mathrm{RS}, \mathrm{RB}$ $(\mathrm{Rc}=1)$ |  |


| 31 | RS | RA | RB |  | 78 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 11 | 16 | 21 |  |
| 31 |  |  |  |  |  |

```
\(\mathrm{d}_{0: 63} \leftarrow(\mathrm{RS})_{32: 63}| |(\mathrm{RB})_{32: 63}\)
\(i \leftarrow 0\)
\(x \leftarrow 0\)
\(y \leftarrow 0\)
do while \((x<8) \&(y=0)\)
    \(x \leftarrow x+1\)
    if \(\mathrm{d}_{\mathrm{i}+32: i+39}=0\) then
        \(y \leftarrow 1\)
    else
        \(i \leftarrow i+8\)
RA \(\leftarrow \mathrm{x}\)
\(\mathrm{XER}_{57: 63} \leftarrow \mathrm{x}\)
if \(\mathrm{Rc}=1\) then do
    \(\mathrm{CR}_{35} \leftarrow \mathrm{SO}\)
    if \(y=1\) then do
        if \(\mathrm{x}<5\) then \(\mathrm{CR}_{32: 34} \leftarrow 0 \mathrm{~b} 010\)
        else \(\quad \mathrm{CR}_{32: 34} \leftarrow 0\) b100
    else
        \(\mathrm{CR}_{32: 34} \leftarrow 0 \mathrm{~b} 001\)
```

The contents of bits 32:63 of register RS and the contents of bits 32:63 of register RB are concatenated to form an 8-byte operand. The operand is searched for the leftmost byte in which each bit is 0 (i.e., a null byte).

Bytes in the operand are numbered from left to right starting with 1. If a null byte is found, its byte number is starting with 1. If a null byte is found, its byte number is
placed into bits $57: 63$ of the XER and into register RA. Otherwise, the value 0b000_1000 is placed into both bits 57:63 of the XER and register RA.
If $R c$ is equal to $1, S O$ is copied into bit 35 of the $C R$ and bits 32:34 of the CR are updated as follows:

- If no null byte is found, bits 32:34 of the CR are set to 0 b 001 .

■ If the leftmost null byte is in the first 4 bytes (i.e.,
from register RS), bits 32:34 of the CR are set to 0b010.

■ If the leftmost null byte is in the last 4 bytes (i.e., from register RB), bits 32:34 of the CR are set to 0b100.

## Special Registers Altered:

XER $57: 63$
CRO
(if $\mathrm{Rc}=1$ )

# Chapter 9. Legacy Integer Multiply-Accumulate Instructions [Category: Legacy Integer Multiply-Accumulate] 

The Legacy Integer Multiply-Accumulate instructions with Rc=1 set the first three bits of CR Field 0 based on the 32-bit result, as described in Section 3.3.7, "Other Fixed-Point Instructions".

The XO-form Legacy Integer Multiply-Accumulate instructions set SO and OV when $\mathrm{OE}=1$ to reflect overflow of the 32-bit result.

## Multiply Accumulate Cross Halfword to Word Modulo Signed <br> XO-form

| macchw | $\mathrm{RT}, \mathrm{RA}, \mathrm{RB}$ | $(\mathrm{OE}=0 \mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| macchw. | $\mathrm{RT}, \mathrm{RA}, \mathrm{RB}$ | $(\mathrm{OE}=0 \mathrm{Rc}=1)$ |
| macchwo | $\mathrm{RT}, \mathrm{RA}, \mathrm{RB}$ | $(\mathrm{OE}=1 \mathrm{Rc}=0)$ |
| macchwo. | $\mathrm{RT}, \mathrm{RA}, \mathrm{RB}$ | $(\mathrm{OE}=1 \mathrm{Rc}=1)$ |


| 4 | RT | RA | RB | OE | 172 | Rc |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 | 11 | 16 | 21 | 22 |  | 31 |

$$
\begin{aligned}
& \operatorname{prod}_{0: 31} \leftarrow(\mathrm{RA})_{48: 63} \mathrm{xsi}_{\text {si }}(\mathrm{RB})_{32: 47} \\
& \text { temp }{ }_{0: 32} \leftarrow \operatorname{prod}_{0: 31}+(\mathrm{RT})_{32: 63} \\
& \mathrm{RT}_{32: 63} \leftarrow \text { temp }_{1: 32} \\
& \mathrm{RT}_{0: 31} \leftarrow \text { undefined }
\end{aligned}
$$

The signed-integer halfword in bits 48:63 of register RA is multiplied by the signed-integer halfword in bits 32:47 of register RB.
The 32-bit signed-integer product is added to the signed-integer word in bits 32:63 of register RT.

The low-order 32 bits of the sum are placed into bits 32:63 of register RT.

The contents of bits 0:31 of register RT are undefined.

## Special Registers Altered:

```
(if \(\mathrm{OE}=1\) )
(if \(\mathrm{Rc}=1\) )
```


## Multiply Accumulate Cross Halfword to Word Saturate Signed <br> XO-form

| macchws | RT,RA,RB | $(O E=0 \mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| macchws. | RT,RA,RB | $(\mathrm{OE}=0 \mathrm{Rc}=1)$ |
| macchwso | $\mathrm{RT}, \mathrm{RA}, \mathrm{RB}$ | $(\mathrm{OE}=1 \mathrm{Rc}=0)$ |
| macchwso. | RT,RA,RB | $(\mathrm{OE}=1 \mathrm{Rc}=1)$ |


| 4 |  | RT | RA | RB | OE | 236 | Rc |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 | 11 | 16 | 21 | 22 |  |

$$
\begin{aligned}
& \text { prod }_{0: 31} \leftarrow(\mathrm{RA})_{48: 63} \times_{\text {si }}(\mathrm{RB})_{32: 47} \\
& \text { temp }_{0: 32} \leftarrow \operatorname{prod}_{0: 31}+\mathrm{RT}_{32: 63} \\
& \text { if temp }<-2^{31} \text { then } \mathrm{RT}_{32: 63} \leftarrow 0 \times 8000 \_0000 \\
& \text { else if temp }>2^{31}-1 \text { then } \mathrm{RT}_{32: 63} \leftarrow 0 \times 7 \text { FFF_FFFF } \\
& \text { else } \quad \mathrm{RT}_{32: 63} \leftarrow \text { temp }_{1: 32} \\
& \mathrm{RT}_{0: 31} \leftarrow \text { undefined }
\end{aligned}
$$

The signed-integer halfword in bits 48:63 of register RA is multiplied by the signed-integer halfword in bits 32:47 of register RB.

The 32 -bit signed-integer product is added to the signed-integer word in bits 32:63 of register RT.

If the sum is less than $-2^{31}$, then the value $0 \times 8000 \_0000$ is placed into bits $32: 63$ of register RT.

If the sum is greater than $2^{31}-1$, then the value $0 \times 7$ FFF_FFFF is placed into bits $32: 63$ of register RT.

Otherwise, the sum is placed into bits 32:63 of register RT.

The contents of bits 0:31 of register RT are undefined.

[^10]
## Multiply Accumulate Cross Halfword to Word Modulo Unsigned <br> XO-form

| macchwu | $\mathrm{RT}, \mathrm{RA}, \mathrm{RB}$ | $(\mathrm{OE}=0 \mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| macchwu. | $\mathrm{RT}, \mathrm{RA}, \mathrm{RB}$ | $(\mathrm{OE}=0 \mathrm{Rc}=1)$ |
| macchwuo | $\mathrm{RT}, \mathrm{RA}, \mathrm{RB}$ | $(\mathrm{OE}=1 \mathrm{Rc}=0)$ |
| macchwuo. | $\mathrm{RT}, \mathrm{RA}, \mathrm{RB}$ | $(\mathrm{OE}=1 \mathrm{Rc}=1)$ |


| 4 | RT | RA | RB | OE | 140 | Rc |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 | 22 |



```
temp 0:32}\leftarrow\mp@subsup{\operatorname{prod}}{0:31}{+}(\textrm{RT}\mp@subsup{)}{32:63}{
RT}\leftarrow\mp@subsup{\mathrm{ temp 1:32}}{}{\prime
```

The unsigned-integer halfword in bits 48:63 of register RA is multiplied by the unsigned-integer halfword in bits 32:47 of register RB.

The 32-bit unsigned-integer product is added to the unsigned-integer word in bits 32:63 of register RT.

The low-order 32 bits of the sum are placed into bits 32:63 of register RT.
The contents of bits 0:31 of register RT are undefined.

## Special Registers Altered:

SO OV
CR0
(if $\mathrm{OE}=1$ )
(if $\mathrm{Rc}=1$ )

## Multiply Accumulate Cross Halfword to Word Saturate Unsigned <br> XO-form

macchwsu RT,RA,RB ( $\mathrm{OE}=0 \mathrm{Rc}=0$ )
macchwsu. RT,RA,RB
( $\mathrm{OE}=0 \mathrm{Rc}=1$ )
( $\mathrm{OE}=1 \mathrm{Rc}=0$ )
( $\mathrm{OE}=1 \mathrm{Rc}=1$ )

| 4 | RT | RA | RB | OE | 204 | Rc |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 | 22 |  |
| 12 |  |  |  |  |  |  |  |

$$
\begin{aligned}
& \operatorname{prod}_{0: 31} \leftarrow(\mathrm{RA})_{48: 63} \times_{\mathrm{ui}}(\mathrm{RB})_{32: 47} \\
& \text { temp } 0: 32 \leftarrow \text { prod }_{0: 31}+(\mathrm{RT})_{32: 63} \\
& \text { if temp }>2^{32}-1 \text { then RT } \leftarrow \mathrm{oxFFFF}^{2} \mathrm{FFFF} \\
& \text { else } \quad \mathrm{RT} \leftarrow \text { temp }_{1: 32}
\end{aligned}
$$

The unsigned-integer halfword in bits 48:63 of register RA is multiplied by the unsigned-integer halfword in bits 32:47 of register RB.
The 32 -bit unsigned-integer product is added to the unsigned-integer word in bits 32:63 of register RT.
If the sum is greater than $2^{32}-1$, then the value $0 \times F F F F$ FFFF is placed into bits 32:63 of register RT.

Otherwise, the sum is placed into bits 32:63 of register RT.

The contents of bits 0:31 of register RT are undefined.

## Special Registers Altered: SO OV <br> (if $\mathrm{OE}=1$ ) <br> CR0 (if $\mathrm{Rc}=1$ )

## Multiply Accumulate High Halfword to Word Modulo Signed <br> XO-form

| machhw | RT,RA,RB | $(O E=0 \mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| machhw. | $\mathrm{RT}, \mathrm{RA}, \mathrm{RB}$ | $(\mathrm{OE}=0 \mathrm{Rc}=1)$ |
| machhwo | $\mathrm{RT}, \mathrm{RA}, \mathrm{RB}$ | $(\mathrm{OE}=1 \mathrm{Rc}=0)$ |
| machhwo. | $\mathrm{RT}, \mathrm{RA}, \mathrm{RB}$ | $(\mathrm{OE}=1 \mathrm{Rc}=1)$ |


| 4 | RT | RA | RB | OE | 44 | Rc |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 | 22 |  |
| 31 |  |  |  |  |  |  |  |

$$
\begin{aligned}
& \operatorname{prod}_{0: 31} \leftarrow(\mathrm{RA})_{32: 47} \mathrm{x}_{\text {si }}(\mathrm{RB})_{32: 47} \\
& \text { temp }{ }_{0: 32} \leftarrow \operatorname{prod}_{0: 31}+(\mathrm{RT})_{32: 63} \\
& \mathrm{RT}_{32: 63} \leftarrow \text { temp }_{1: 32} \\
& \mathrm{RT}_{0: 31} \leftarrow \text { undefined }
\end{aligned}
$$

The signed-integer halfword in bits 32:47 of register RA is multiplied by the signed-integer halfword in bits 32:47 of register RB.

The 32 -bit signed-integer product is added to the signed-integer word in bits 32:63 of register RT.

The low-order 32 bits of the sum are placed into bits 32:63 of register RT.

The contents of bits 0:31 of register RT are undefined.

## Special Registers Altered: <br> SO OV <br> CRO <br> (if $\mathrm{OE}=1$ ) <br> (if $R c=1$ )

## Multiply Accumulate High Halfword to Word Saturate Signed <br> XO-form

| machhws | $R T, R A, R B$ | $(O E=0 \mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| machhws. | RT,RA,RB | $(\mathrm{OE}=0 \mathrm{Rc}=1)$ |
| machhwso | $\mathrm{RT}, \mathrm{RA}, \mathrm{RB}$ | $(\mathrm{OE}=1 \mathrm{Rc}=0)$ |
| machhwso. | RT,RA,RB | $(\mathrm{OE}=1 \mathrm{Rc}=1)$ |


| 4 | RT | RA | RB | OE | 108 | Rc |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 | 11 | 16 | 21 | 22 |  |
| 31 |  |  |  |  |  |  |  |

```
prod}0:31 \leftarrow (RA) 32:47 * *si (RB) 32:47
temp 0:32}\leftarrow~\mp@subsup{\operatorname{prod}}{0:31}{}+(\textrm{RT}\mp@subsup{)}{32:63}{
if temp <-2 31 then RT 32:63}\leftarrow0x8000_0000
else if temp > 2 '11-1 then RT }\mp@subsup{\textrm{RT}}{32:63}{4}\leftarrow0\times0\times7FFF_FFF
else }\mp@subsup{\textrm{RT}}{32:63}{}\leftarrow\mp@subsup{t}{\mathrm{ temp 1:32}}{-
RT}0:31 \leftarrow undefined
```

The signed-integer halfword in bits 32:47 of register RA is multiplied by the signed-integer halfword in bits 32:47 of register RB.

The 32-bit signed-integer product is added to the signed-integer word in bits 32:63 of register RT.
If the sum is less than $-2^{31}$, then the value $0 \times 8000 \_0000$ is placed into bits 32:63 of register RT.

If the sum is greater than $2^{31}-1$, then the value $0 \times 7$ FFF_FFFF is placed into bits 32:63 of register RT.

Otherwise, the sum is placed into bits 32:63 of register RT.

The contents of bits 0:31 of register RT are undefined.

[^11]
## Multiply Accumulate High Halfword to Word Modulo Unsigned <br> XO-form

| machhwu | $R T, R A, R B$ | $(O E=0 \mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| machhwu. | RT,RA,RB | $(\mathrm{OE}=0 \mathrm{Rc}=1)$ |
| machhwuo | $\mathrm{RT}, \mathrm{RA}, \mathrm{RB}$ | $(\mathrm{OE}=1 \mathrm{Rc}=0)$ |
| machhwuo. | RT,RA,RB | $(\mathrm{OE}=1 \mathrm{Rc}=1)$ |


| 4 | RT | RA | RB | OE | 12 | Rc |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 | 22 |  |
| 31 |  |  |  |  |  |  |  |

$$
\begin{aligned}
& \operatorname{prod}_{0: 31} \leftarrow(\mathrm{RA})_{32: 47} \times_{\mathrm{ui}}(\mathrm{RB})_{32: 47} \\
& \text { temp }_{0: 32} \leftarrow \operatorname{prod}_{0: 31}+(\mathrm{RT})_{32: 63} \\
& \mathrm{RT}_{32: 63} \leftarrow \text { temp } 1: 32 \\
& \mathrm{RT}_{0: 31} \leftarrow \text { undefined }
\end{aligned}
$$

The unsigned-integer halfword in bits 32:47 of register RA is multiplied by the unsigned-integer halfword in bits 32:47 of register RB.
The 32-bit unsigned-integer product is added to the unsigned-integer word in bits 32:63 of register RT.

The low-order 32 bits of the sum are placed into bits 32:63 of register RT.

The contents of bits 0:31 of register RT are undefined.

## Special Registers Altered:

SO OV
CR0
(if $O E=1$ )
(if $\mathrm{Rc}=1$ )

## Multiply Accumulate High Halfword to Word Saturate Unsigned <br> XO-form

machhwsu RT,RA,RB (OE=0 Rc=0)
machhwsu. RT,RA,RB
( $\mathrm{OE}=0 \mathrm{Rc}=1$ )
machhwsuo RT,RA,RB
( $\mathrm{OE}=1 \mathrm{Rc}=0$ )
( $\mathrm{OE}=1 \mathrm{Rc}=1$ )

| 4 | RT | RA | RB | OE | 76 | Rc |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 | 22 |  |
| 31 |  |  |  |  |  |  |  |

$\operatorname{prod}_{0: 31} \leftarrow(\mathrm{RA})_{32: 47} \times_{\text {ui }}(\mathrm{RB})_{32: 47}$
temp $0: 32 \leftarrow \operatorname{prod}_{0: 31}+(\mathrm{RT})_{32: 63}$
if temp $>2^{32-1}$ then RT $\leftarrow 0 \times$ xFFF_FFFF
else $\quad$ RT $\leftarrow$ temp $_{1: 32}$

The unsigned-integer halfword in bits 32:47 of register RA is multiplied by the unsigned-integer halfword in bits 32:47 of register RB.
The 32 -bit unsigned-integer product is added to the unsigned-integer word in bits 32:63 of register RT.
If the sum is greater than $2^{32}-1$, then the value $0 \times F F F F \_F F F F$ is placed into bits 32:63 of register RT.

Otherwise, the sum is placed into bits 32:63 of register RT.

The contents of bits 0:31 of register RT are undefined.

$$
\begin{array}{lr}
\text { Special Registers Altered: } \\
\text { SO OV } & \text { (if } \mathrm{OE}=1 \text { ) } \\
\text { CRO } & \text { (if } \mathrm{Rc}=1 \text { ) }
\end{array}
$$

## Multiply Accumulate Low Halfword to Word Modulo Signed <br> XO-form

| maclhw | RT,RA,RB | $(O E=0 \mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| maclhw. | RT,RA,RB | $(\mathrm{OE}=0 \mathrm{Rc}=1)$ |
| maclhwo | RT,RA,RB | $(\mathrm{OE}=1 \mathrm{Rc}=0)$ |
| maclhwo. | RT,RA,RB | $(\mathrm{OE}=1 \mathrm{Rc}=1)$ |


| 4 | RT | RA | RB | OE | 428 | Rc |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 | 22 |
| 31 |  |  |  |  |  |  |

$$
\begin{aligned}
& \operatorname{prod}_{0: 31} \leftarrow(\mathrm{RA})_{48: 63} \mathrm{x}_{\text {si }}(\mathrm{RB})_{48: 63} \\
& \text { temp }{ }_{0: 32} \leftarrow \operatorname{prod}_{0: 31}+(\mathrm{RT})_{32: 63} \\
& \mathrm{RT}_{32: 63} \leftarrow \text { temp }_{1: 32} \\
& \mathrm{RT}_{0: 31}^{\leftarrow} \text { undefined }^{\text {and }}
\end{aligned}
$$

The signed-integer halfword in bits 48:63 of register RA is multiplied by the signed-integer halfword in bits 48:63 of register RB.

The 32 -bit signed-integer product is added to the signed-integer word in bits 32:63 of register RT.

The low-order 32 bits of the sum are placed into bits 32:63 of register RT.

The contents of bits 0:31 of register RT are undefined.

## Special Registers Altered: <br> SO OV <br> CRO <br> (if $\mathrm{OE}=1$ ) <br> (if $\mathrm{Rc}=1$ )

## Multiply Accumulate Low Halfword to Word Saturate Signed <br> XO-form

| maclhws | $R T, R A, R B$ | $(O E=0 \mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| maclhws. | $R T, R A, R B$ | $(O E=0 \mathrm{Rc}=1)$ |
| maclhwso | $\mathrm{RT}, \mathrm{RA}, \mathrm{RB}$ | $(\mathrm{OE}=1 \mathrm{Rc}=0)$ |
| maclhwso. | $\mathrm{RT}, \mathrm{RA}, \mathrm{RB}$ | $(\mathrm{OE}=1 \mathrm{Rc}=1)$ |


| 4 | RT | RA | RB | OE | 492 | Rc |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 | 11 | 16 | 21 | 22 |
| 31 |  |  |  |  |  |  |

$$
\begin{aligned}
& \operatorname{prod}_{0: 31} \leftarrow(\mathrm{RA})_{48: 63} \times_{\text {si }}(\mathrm{RB})_{48: 63} \\
& \text { temp } 0: 32 \leftarrow \operatorname{prod}_{0: 31}+(\mathrm{RT})_{32: 63} \\
& \text { if temp }<-2^{31} \quad \text { then } \mathrm{RT}_{32: 63} \leftarrow 0 \times 8000 \_0000 \\
& \text { else if temp }>2^{31}-1 \text { then } \mathrm{RT}_{32: 63} \leftarrow 0 \times 7 \mathrm{FFF} \_\mathrm{FFFF} \\
& \text { else } \\
& \mathrm{RT}_{32: 63} \leftarrow \text { temp }_{1: 32}
\end{aligned}
$$

The signed-integer halfword in bits 48:63 of register RA is multiplied by the signed-integer halfword in bits 48:63 of register RB.

The 32-bit signed-integer product is added to the signed-integer word in bits 32:63 of register RT.
If the sum is less than $-2^{31}$, then the value $0 \times 8000 \_0000$ is placed into bits 32:63 of register RT.

If the sum is greater than $2^{31}-1$, then the value $0 \times 7$ FFF_FFFF is placed into bits 32:63 of register RT.

Otherwise, the sum is placed into bits 32:63 of register RT.

The contents of bits 0:31 of register RT are undefined.

[^12]
## Multiply Accumulate Low Halfword to Word Modulo Unsigned

maclhwu RT,RA,RB (OE=0 Rc=0)
maclhwu. RT,RA,RB ( $\mathrm{OE}=0 \mathrm{Rc}=1$ )
maclhwuo RT,RA,RB ( $\mathrm{OE}=1 \mathrm{Rc}=0$ )
maclhwuo. RT,RA,RB ( $\mathrm{OE}=1 \mathrm{Rc}=1$ )

| 4 | RT | RA | RB | OE | 396 | Rc |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 | 22 |
| 31 |  |  |  |  |  |  |

$$
\begin{aligned}
& \operatorname{prod}_{0: 31} \leftarrow(\mathrm{RA})_{48: 63} \times_{\text {ui }}(\mathrm{RB})_{48: 63} \\
& \text { temp }_{0: 32} \leftarrow \operatorname{prod}_{0: 31}+(\mathrm{RT})_{32: 63} \\
& \mathrm{RT}_{32: 63} \leftarrow \text { temp } 1: 32 \\
& \mathrm{RT}_{0: 31} \leftarrow \text { undefined }
\end{aligned}
$$

The unsigned-integer halfword in bits 48:63 of register RA is multiplied by the unsigned-integer halfword in bits 48:63 of register RB.
The 32 -bit unsigned-integer product is added to the unsigned-integer word in bits 32:63 of register RT.

The low-order 32 bits of the sum are placed into bits 32:63 of register RT.

The contents of bits 0:31 of register RT are undefined.

## Special Registers Altered:

$$
\begin{array}{ll}
\mathrm{SO} \text { OV } & \text { (if } \mathrm{OE}=1) \\
\text { CRO } & \text { (if } \mathrm{Rc}=1)
\end{array}
$$

## Multiply Accumulate Low Halfword to Word Saturate Unsigned <br> XO-form

| maclhwsu | RT,RA,RB | $(O E=0 \mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| maclhwsu. | RT,RA,RB | $(\mathrm{OE}=0 \mathrm{Rc}=1)$ |
| maclhwsuo | $\mathrm{RT}, \mathrm{RA}, \mathrm{RB}$ | $(\mathrm{OE}=1 \mathrm{Rc}=0)$ |
| maclhwsuo. | RT,RA,RB | $(\mathrm{OE}=1 \mathrm{Rc}=1)$ |


| 4 | RT | RA | RB | OE | 460 | Rc |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 | 22 |

$$
\begin{aligned}
& \operatorname{prod}_{0: 31} \leftarrow(\mathrm{RA})_{48: 63} \times_{\mathrm{ui}}(\mathrm{RB})_{48: 63} \\
& \text { temp } 0: 32 \leftarrow \mathrm{prod}_{0: 31}+(\mathrm{RT})_{32: 63} \\
& \text { if temp }>2^{32-1 \text { then } R T \leftarrow 0 \times F F F F \_F F F F} \\
& \text { else } \quad \mathrm{RT} \leftarrow \text { temp }_{1: 32}
\end{aligned}
$$

The unsigned-integer halfword in bits 48:63 of register RA is multiplied by the unsigned-integer halfword in bits 48:63 of register RB.

The 32-bit unsigned-integer product is added to the unsigned-integer word in bits 32:63 of register RT.
If the sum is greater than $2^{32}-1$, then the value 0xFFFF_FFFF is placed into bits 32:63 of register RT.

Otherwise, the sum is placed into bits 32:63 of register RT.

The contents of bits 0:31 of register RT are undefined.

## Special Registers Altered:

| SO OV | (if $\mathrm{OE}=1$ ) |
| :--- | ---: |
| CRO | (if $\mathrm{Rc}=1$ ) |

Multiply Cross Halfword to Word Unsigned
$X$-form

| mulchwu | $\mathrm{RT}, \mathrm{RA}, \mathrm{RB}$ | $(\mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| mulchwu. | $\mathrm{RT}, \mathrm{RA}, \mathrm{RB}$ | $(\mathrm{Rc}=1)$ |


| 4 | RT | RA | RB |  | 136 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 |

$\mathrm{RT}_{32: 63} \leftarrow(\mathrm{RA})_{48: 63} \mathrm{X}_{\mathrm{ui}}(\mathrm{RB})_{32: 47}$
$\mathrm{RT}_{0: 31} \leftarrow$ undefined
The unsigned-integer halfword in bits 48:63 of register RA is multiplied by the unsigned-integer halfword in bits 32:47 of register RB and the unsigned-integer word result is placed into bits 32:63 of register RT.

The contents of bits 0:31 of register RT are undefined.

## Special Registers Altered:

CRO
(if $\mathrm{Rc}=1$ )

## Multiply High Halfword to Word Signed $X$-form

| mulhhw | $\mathrm{RT}, \mathrm{RA}, \mathrm{RB}$ | $(\mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| mulhhw. | $\mathrm{RT}, \mathrm{RA}, \mathrm{RB}$ | $(\mathrm{Rc}=1)$ |


| 4 | RT | RA | RB |  | 40 | Rc |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | 11 | 16 | 21 |  |
| 31 |  |  |  |  |  |  |

$$
\begin{aligned}
& \mathrm{RT}_{32: 63} \leftarrow(\mathrm{RA})_{32: 47} \mathrm{X}_{\text {si }}(\mathrm{RB})_{32: 47} \\
& \mathrm{RT}_{0: 31} \leftarrow \text { undefined }
\end{aligned}
$$

The signed-integer halfword in bits 32:47 of register RA is multiplied by the signed-integer halfword in bits 32:47 of register RB and the signed-integer word result is placed into bits 32:63 of register RT.
The contents of bits 0:31 of register RT are undefined.
Special Registers Altered:
CRO
(if $\mathrm{Rc}=1$ )

## Multiply Low Halfword to Word Signed

X-form

| mullhw | RT,RA,RB | $(\mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| mullhw. | $\mathrm{RT}, \mathrm{RA}, \mathrm{RB}$ | $(\mathrm{Rc}=1)$ |


| 4 | RT | RA | RB |  | 424 | Rc |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 |  |
| 31 |  |  |  |  |  |  |

$$
\begin{aligned}
& \mathrm{RT}_{32: 63} \leftarrow(\mathrm{RA})_{48: 63} \mathrm{x}_{\text {si }}(\mathrm{RB})_{48: 63} \\
& \mathrm{RT}_{0: 31} \leftarrow \text { undefined }
\end{aligned}
$$

The signed-integer halfword in bits 48:63 of register RA is multiplied by the signed-integer halfword in bits 48:63 of register RB and the signed-integer word result is placed into bits 32:63 of register RT.

The contents of bits 0:31 of register RT are undefined.

## Special Registers Altered:

CRO
(if $\mathrm{Rc}=1$ )

Multiply High Halfword to Word Unsigned $X$-form

| mulhhwu | RT,RA,RB | $(\mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| mulhhwu. | $\mathrm{RT}, \mathrm{RA}, \mathrm{RB}$ | $(\mathrm{Rc}=1)$ |


| 4 | RT | RA | RB |  | 8 | Rc |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 6 | 11 |  |  |  |

$$
\begin{aligned}
& \mathrm{RT}_{32: 63} \leftarrow(\mathrm{RA})_{32: 47} \times_{u i}(\mathrm{RB})_{32: 47} \\
& \mathrm{RT}_{0: 31} \leftarrow \text { undefined }
\end{aligned}
$$

The unsigned-integer halfword in bits 32:47 of register RA is multiplied by the unsigned-integer halfword in bits 32:47 of register RB and the unsigned-integer word result is placed into bits 32:63 of register RT.
The contents of bits 0:31 of register RT are undefined.
Special Registers Altered:
CRO
(if $\mathrm{Rc}=1$ )

## Multiply Low Halfword to Word Unsigned

| mullhwu | RT,RA,RB | $(\mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| mullhwu. | RT,RA,RB | $(\mathrm{Rc}=1)$ |


| 4 |  | RT | RA | RB |  | 392 |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 |  |

$$
\begin{aligned}
& \mathrm{RT}_{32: 63} \leftarrow(\mathrm{RA})_{48: 63} x_{\mathrm{ui}}(\mathrm{RB})_{48: 63} \\
& \mathrm{RT}_{0: 31} \leftarrow \text { undefined }
\end{aligned}
$$

The unsigned-integer halfword in bits 48:63 of register RA is multiplied by the unsigned-integer halfword in bits 48:63 of register RB and the unsigned-integer word result is placed into bits 32:63 of register RT.

The contents of bits 0:31 of register RT are undefined.

## Special Registers Altered:

CRO

## Negative Multiply Accumulate Cross Halfword to Word Modulo Signed XO-form

| nmacchw | RT,RA,RB | $(\mathrm{OE}=0 \mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| nmacchw. | RT,RA,RB | $(\mathrm{OE}=0 \mathrm{Rc}=1)$ |
| nmacchwo | RT,RA,RB | $(\mathrm{OE}=1 \mathrm{Rc}=0)$ |
| nmacchwo. | RT,RA,RB | $(\mathrm{OE}=1 \mathrm{Rc}=1)$ |


| 4 | RT | RA | RB | OE | 174 | Rc |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 | 22 |  |
| 31 |  |  |  |  |  |  |  |

$$
\begin{aligned}
& \operatorname{prod}_{0: 31} \leftarrow(\mathrm{RA})_{48: 63} \times_{\text {si }}(\mathrm{RB})_{32: 47} \\
& \text { temp }_{0: 32} \leftarrow(\mathrm{RT})_{32: 63}-\text { si } \text { prod }_{0: 31} \\
& \mathrm{RT}_{32: 63} \leftarrow \text { temp } 1: 32{ }^{2} \mathrm{RT}_{0: 31} \leftarrow \text { undefined }
\end{aligned}
$$

The signed-integer halfword in bits 48:63 of register RA is multiplied by the signed-integer halfword in bits 32:47 of register RB.

The 32-bit signed-integer product is subtracted from the signed-integer word in bits 32:63 of register RT.
The low-order 32 bits of the difference are placed into bits 32:63 of register RT.

The contents of bits 0:31 of register RT are undefined.

## Special Registers Altered:

SO OV
(if $\mathrm{OE}=1$ )
CRO
(if $\mathrm{Rc}=1$ )

## Negative Multiply Accumulate Cross Halfword to Word Saturate Signed

XO-form

| nmacchws | $\mathrm{RT}, \mathrm{RA}, \mathrm{RB}$ | $(\mathrm{OE}=0 \mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| nmacchws. | $\mathrm{RT}, \mathrm{RA}, \mathrm{RB}$ | $(\mathrm{OE}=0 \mathrm{Rc}=1)$ |
| nmacchwso | $\mathrm{RT}, \mathrm{RA}, \mathrm{RB}$ | $(\mathrm{OE}=1 \mathrm{Rc}=0)$ |
| nmacchwso. RT,RA,RB | $(\mathrm{OE}=1 \mathrm{Rc}=1)$ |  |


| 4 | RT | RA | RB | OE | 238 | Rc |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 | 22 |  |

```
prod}0:31\leftarrow(RA) 48:63 > > (RB (RB) 32:47
temp 0:32}\leftarrow(\mp@subsup{\textrm{RT}}{3T}{32:63-si prod}0:3
if temp <-2 31 then RT 32:63}\leftarrow0\times8000_0000
else if temp > 2 21-1 then RT }\mp@subsup{\textrm{RT}}{32:63}{32:63}\leftarrow0\times7FFF_FFF
else }\quad\mp@subsup{\textrm{RT}}{32:63}{}\leftarrow\mathrm{ temp 1:32
RT}0:31 \leftarrow undefine
```

The signed-integer halfword in bits 48:63 of register RA is multiplied by the signed-integer halfword in bits 32:47 of register RB.

The 32-bit signed-integer product is subtracted from the signed-integer word in bits 32:63 of register RT.
If the difference is less than $-2^{31}$, then the value $0 \times 8000 \_0000$ is placed into bits 32:63 of register RT.
If the difference is greater than $2^{31}-1$, then the value $0 \times 7 \mathrm{FFF} \_$FFFF is placed into bits 32:63 of register RT.
Otherwise, the difference is placed into bits 32:63 of register RT.

The contents of bits 0:31 of register RT are undefined.

## Special Registers Altered:

SO OV
(if $\mathrm{OE}=1$ )
CRO
(if $\mathrm{Rc}=1$ )

## Negative Multiply Accumulate High <br> Halfword to Word Modulo Signed

XO-form

| nmachhw | RT,RA,RB | $(O E=0 \mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| nmachhw. | RT,RA,RB | $(\mathrm{OE}=0 \mathrm{Rc}=1)$ |
| nmachhwo | RT,RA,RB | $(\mathrm{OE}=1 \mathrm{Rc}=0)$ |
| nmachhwo. | RT,RA,RB | $(\mathrm{OE}=1 \mathrm{Rc}=1)$ |


| 4 | RT | RA | RB | OE | 46 | Rc |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | 11 | 16 | 21 | 22 |  | 31 |

$$
\begin{aligned}
& \operatorname{prod}_{0: 31} \leftarrow(\mathrm{RA})_{32: 47} \times_{\text {si }}(\mathrm{RB})_{32: 47} \\
& \text { temp }_{0: 32} \leftarrow(\mathrm{RT})_{32: 63}-{ }_{\text {si }} \text { prod }_{0: 31} \\
& \mathrm{RT}_{32: 63} \leftarrow \text { temp }_{1: 32} \\
& \mathrm{RT}_{0: 31} \leftarrow \text { undefined }
\end{aligned}
$$

The signed-integer halfword in bits 32:47 of register RA is multiplied by the signed-integer halfword in bits 32:47 of register RB.

The 32 -bit signed-integer product is subtracted from the signed-integer word in bits 32:63 of register RT.
The low-order 32 bits of the difference are placed into bits 32:63 of register RT.

The contents of bits 0:31 of register RT are undefined.

## Special Registers Altered:

| SO OV | (if $\mathrm{OE}=1$ ) |
| :--- | ---: |
| CRO | (if $\mathrm{Rc}=1$ ) |

## Negative Multiply Accumulate High Halfword to Word Saturate Signed

XO-form

| nmachhws RT,RA,RB | $(O E=0 \mathrm{Rc}=0)$ |
| :--- | :--- |
| nmachhws. RT,RA,RB | $(\mathrm{OE}=0 \mathrm{Rc}=1)$ |
| nmachhwso RT,RA,RB | $(\mathrm{OE}=1 \mathrm{Rc}=0)$ |
| nmachhwso. RT,RA,RB | $(\mathrm{OE}=1 \mathrm{Rc}=1)$ |


| 4 | RT | RA | RB | OE | 110 | Rc |  |  |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 | 22 |  | 31 |

```
prod}0:31\leftarrow(RA) 32:47 > > si (RB) 32:47
temp 0:32}\leftarrow(\mp@subsup{\mathrm{ RT 32 32:63 - }}{\mathrm{ si }}{}\mp@subsup{\mathrm{ prod}}{0:31}{
if temp < -2 31 then RT }\mp@subsup{\textrm{R}}{32:63}{}\leftarrow0\times8000_000
else if temp > 2 21-1 then RT R2:63}\leftarrow0\times7FFF_FFF
else }\mp@subsup{\textrm{RT}}{32:63}{}\leftarrow\mp@subsup{\textrm{temp}}{1:32}{
RT
```

The signed-integer halfword in bits 32:47 of register RA is multiplied by the signed-integer halfword in bits 32:47 of register RB.

The 32-bit signed-integer product is subtracted from the signed-integer word in bits 32:63 of register RT.
If the difference is less than $-2^{31}$, then the value $0 \times 8000 \_0000$ is placed into bits 32:63 of register RT.

If the difference is greater than $2^{31}-1$, then the value $0 \times 7$ FFF_FFFF is placed into bits 32:63 of register RT.
Otherwise, the difference is placed into bits 32:63 of register RT.

The contents of bits 0:31 of register RT are undefined.
Special Registers Altered:
SO OV
(if $\mathrm{OE}=1$ )
CRO
(if $\mathrm{Rc}=1$ )

## Negative Multiply Accumulate Low Halfword to Word Modulo Signed

 XO-form| nmaclhw | RT,RA,RB | $(O E=0 \quad R c=0)$ |
| :--- | :--- | :--- |
| nmaclhw. | RT,RA,RB | $(O E=0 \quad R c=1)$ |
| nmaclhwo | RT,RA,RB | $(O E=1 \quad R c=0)$ |
| nmaclhwo. | RT,RA,RB | $(O E=1 R c=1)$ |


| 4 | RT | RA | RB | OE | 430 | Rc |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 | 22 |  |
| 31 |  |  |  |  |  |  |  |

$$
\begin{aligned}
& \operatorname{prod}_{0: 31} \leftarrow(\mathrm{RA})_{48: 63} \times_{\text {si }}(\mathrm{RB})_{48: 63} \\
& \text { temp }_{0: 32} \leftarrow(\mathrm{RT})_{32: 63}-\text { si } \text { prod }_{0: 31} \\
& \mathrm{RT}_{32: 63} \leftarrow \text { temp } 1: 32{ }^{\mathrm{RT}_{0: 31}} \leftarrow \text { undefined }
\end{aligned}
$$

The signed-integer halfword in bits 48:63 of register RA is multiplied by the signed-integer halfword in bits 48:63 of register RB.

The 32-bit signed-integer product is subtracted from the signed-integer word in bits 32:63 of register RT.
The low-order 32 bits of the difference are placed into bits 32:63 of register RT.

The contents of bits 0:31 of register RT are undefined.

## Special Registers Altered:

SO OV
(if $\mathrm{OE}=1$ )
CRO
(if $\mathrm{Rc}=1$ )

## Negative Multiply Accumulate Low Halfword to Word Saturate Signed

 XO-form| nmaclhws | $\mathrm{RT}, \mathrm{RA}, \mathrm{RB}$ | $(\mathrm{OE}=0 \mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| nmaclhws. | $\mathrm{RT}, \mathrm{RA}, \mathrm{RB}$ | $(\mathrm{OE}=0 \mathrm{Rc}=1)$ |
| nmaclhwso | $\mathrm{RT}, \mathrm{RA}, \mathrm{RB}$ | $(\mathrm{OE}=1 \mathrm{Rc}=0)$ |
| nmaclhwso. | RT,RA,RB | $(\mathrm{OE}=1 \mathrm{Rc}=1)$ |


| 4 | RT | RA | RB | OE | 494 | Rc |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 | 11 | 16 | 21 | 22 |  |
| 11 |  |  |  |  |  |  |  |

```
prod}0:31 \leftarrow(RA)48:63 * *si (RB) 48:63
temp 0:32
if temp <-2 31 then RT 32:63}\leftarrow0\times8000_0000
else if temp > 2 21-1 then RT }\mp@subsup{\textrm{RT}}{32:63}{32:63}\leftarrow0\times7FFF_FFF
else }\quad\mp@subsup{\textrm{RT}}{32:63}{}\leftarrow\mathrm{ temp 1:32
RT}0:31 \leftarrow undefined
```

The signed-integer halfword in bits 48:63 of register RA is multiplied by the signed-integer halfword in bits 48:63 of register RB.

The 32-bit signed-integer product is subtracted from the signed-integer word in bits 32:63 of register RT.
If the difference is less than $-2^{31}$, then the value $0 \times 8000 \_0000$ is placed into bits 32:63 of register RT.
If the difference is greater than $2^{31}-1$, then the value $0 \times 7 \mathrm{FFF} \_$FFFF is placed into bits 32:63 of register RT.
Otherwise, the difference is placed into bits 32:63 of register RT.

The contents of bits 0:31 of register RT are undefined.
Special Registers Altered:
SO OV
(if $\mathrm{OE}=1$ )
CRO
(if $\mathrm{Rc}=1$ )

## Appendix A. Suggested Floating-Point Models [Category: Floating-Point]

## A. 1 Floating-Point Round to Single-Precision Model

The following describes algorithmically the operation of the Floating Round to Single-Precision instruction.

```
If \((\mathrm{FRB})_{1: 11}<897\) and \((\mathrm{FRB})_{1: 63}>0\) then
    Do
        If FPSCR \({ }_{\text {UE }}=0\) then goto Disabled Exponent Underflow
        If \(\mathrm{FPSCR}_{\mathrm{UE}}=1\) then goto Enabled Exponent Underflow
    End
If \((F R B)_{1: 11}>1150\) and \((F R B)_{1: 11}<2047\) then
    Do
        If \(\mathrm{FPSCR}_{\mathrm{OE}}=0\) then goto Disabled Exponent Overflow
        If \(\mathrm{FPSCR}_{\mathrm{OE}}=1\) then goto Enabled Exponent Overflow
    End
If \((F R B)_{1: 11}>896\) and \((F R B)_{1: 11}<1151\) then goto Normal Operand
If \((F R B)_{1: 63}=0\) then goto Zero Operand
If \((\mathrm{FRB})_{1: 11}=2047\) then
    Do
        If \((\mathrm{FRB})_{12: 63}=0\) then goto Infinity Operand
        If \((F R B)_{12}=1\) then goto QNaN Operand
        If \((\mathrm{FRB})_{12}=0\) and \((\mathrm{FRB})_{13: 63}>0\) then goto SNaN Operand
    End
```

Disabled Exponent Underflow:
sign $\leftarrow(F R B)_{0}$
If $(\mathrm{FRB})_{1: 11}=0$ then
Do
$\exp \leftarrow-1022$
$\operatorname{frac}_{0: 52} \leftarrow 0 \mathrm{ObO}| |(\mathrm{FRB})_{12: 63}$
End
If $(\mathrm{FRB})_{1: 11}>0$ then
Do
$\exp \leftarrow(F R B)_{1: 11}-1023$
$\operatorname{frac}_{0: 52} \leftarrow 0 \mathrm{~b} 1| |(\mathrm{FRB})_{12: 63}$
End
Denormalize operand:
$\mathrm{G}\|\mathrm{R}\| \mathrm{X} \leftarrow 0 \mathrm{~b} 000$
Do while exp $<-126$
$\exp \leftarrow \exp +1$
$\operatorname{frac}_{0: 52}\|G\| R\|X \leftarrow 0 b 0\| \operatorname{frac}_{0: 52}\|G\|(R \mid X)$
End
FPSCR $_{U X} \leftarrow\left(\right.$ frac $\left._{24: 52}\|G\| R \| X\right)>0$
Round Single(sign,exp,frac ${ }_{0: 52}, G, R, X$ )
FPSCR $_{X X} \leftarrow$ FPSCR $_{X X} \mid$ FPSCR $_{\text {FI }}$
If $\mathrm{frac}_{0: 52}=0$ then
Do

```
    \(\mathrm{FRT}_{0} \leftarrow\) sign
    \(\mathrm{FRT}_{1: 63} \leftarrow 0\)
    If sign \(=0\) then FPSCR \(_{\text {FPRF }} \leftarrow\) "+ zero"
    If sign \(=1\) then FPSCR FPRF \(^{\leftarrow}\) "- zero"
        End
If \(\mathrm{frac}_{0: 52}>0\) then
    Do
        If \(\mathrm{frac}_{0}=1\) then
        Do
            If sign \(=0\) then FPSCR \(_{\text {FPRF }} \leftarrow\) "+ normal number"
            If sign \(=1\) then FPSCR \(_{\text {FPRF }} \leftarrow\) "- normal number"
            End
        If \(\mathrm{frac}_{0}=0\) then
        Do
            If sign \(=0\) then FPSCR \(_{\text {FPRF }} \leftarrow\) " + denormalized number"
            If sign \(=1\) then FPSCR FPRF \(^{\leftarrow}\) "- denormalized number"
        End
        Normalize operand:
        Do while \(\mathrm{frac}_{0}=0\)
            \(\exp \leftarrow \exp -1\)
            frac \(_{0: 52} \leftarrow\) frac \(_{1: 52} \| 0 \mathrm{~b} 0\)
        End
        \(\mathrm{FRT}_{0} \leftarrow\) sign
        FRT \(_{1: 11} \leftarrow \exp +1023\)
        FRT \(12: 63 \leftarrow \mathrm{frac}_{1: 52}\)
        End
Done
```


## Enabled Exponent Underflow:

FPSCR $_{U X} \leftarrow 1$
sign $\leftarrow(\mathrm{FRB})_{0}$
If (FRB) $)_{1: 11}=0$ then
Do
$\exp \leftarrow-1022$
frac $_{0: 52} \leftarrow 0 \mathrm{bO}| |(\mathrm{FRB})_{12: 63}$
End
If $(F R B)_{1: 11}>0$ then
Do
$\exp \leftarrow(F R B)_{1: 11}-1023$
$\operatorname{frac}_{0: 52} \leftarrow 0 \mathrm{~b} 1| |(\mathrm{FRB})_{12: 63}$
End
Normalize operand:
Do while $\mathrm{frac}_{0}=0$
$\exp \leftarrow \exp -1$
$\mathrm{frac}_{0: 52} \leftarrow \mathrm{frac}_{1: 52}| | 0 \mathrm{bO}$
End
Round Single(sign,exp,frac ${ }_{0: 52}, 0,0,0$ )
$\mathrm{FPSCR}_{X X} \leftarrow \mathrm{FPSCR}_{X X} \mid$ FPSCR $\mathrm{FI}^{\prime}$
$\exp \leftarrow \exp +192$
$\mathrm{FRT}_{0} \leftarrow$ sign
FRT $_{1: 11} \leftarrow \exp +1023$
FRT $_{12: 63} \leftarrow$ frac $_{1: 52}$
If sign $=0$ then FPSCR FPRF $^{\leftarrow}$ "+ normal number"
If sign $=1$ then FPSCR FPRF $^{\leftarrow}$ "- normal number"
Done

## Disabled Exponent Overflow:

FPSCR $_{0 X} \leftarrow 1$
If FPSCR $\mathrm{RN}_{\mathrm{RN}}=0 \mathrm{~b} 00$ then Round to Nearest */
Do
If $(F R B)_{0}=0$ then FRT $\leftarrow 0 x 7 F F 0 \_0000 \_0000 \_0000$
If $(\text { FRB })_{0}=1$ then FRT $\leftarrow 0 x F F F 0$-0000_0000-0000
If $(\mathrm{FRB})_{0}=0$ then $\mathrm{FPSCR}_{\text {FPRF }} \leftarrow \bar{"}+$ infinity"
If $(\mathrm{FRB})_{0}=1$ then $\mathrm{FPSCR}_{\text {FPRF }} \leftarrow$ "- infinity"
End

```
If FPSCR \(\mathrm{RN}=0 \mathrm{b01}\) then \(\quad\) Round toward Zero */
    Do
        If \((F R B)_{0}=0\) then \(F R T \leftarrow 0 \times 47 E F\) _FFFF_E000_0000
        If \((\text { FRB })_{0}=1\) then \(\mathrm{FRT} \leftarrow 0 x C 7 E F\) FFFF_E000_0000
        If \((\text { FRB })_{0}=0\) then FPSCR FPRFF \(\leftarrow \overline{\text { " }}+\) normal number"
        If \((\text { FRB })_{0}=1\) then FPSCR \(_{\text {FPRF }} \leftarrow\) "- normal number"
    End
If FPSCR \(R_{\text {RN }}=0 \mathrm{~b} 10\) then \(/ *\) Round toward +Infinity */
    Do
        If \((F R B)_{0}=0\) then FRT \(\leftarrow 0 x 7 F F 0 \_0000 \_0000 \_0000\)
        If \((\mathrm{FRB})_{0}=1\) then \(\mathrm{FRT} \leftarrow 0 \times \mathrm{C} 7 \mathrm{EF}\) _FFFF_E000_0000
        If \((\mathrm{FRB})_{0}=0\) then FPSCR \(_{\text {FPRF }} \leftarrow\) "+ infinity"
        If \((\mathrm{FRB})_{0}=1\) then \(\mathrm{FPSCR}_{\text {FPRF }} \leftarrow\) "- normal number"
    End
If FPSCR \(\mathrm{RN}_{\mathrm{R}}=0 \mathrm{~b} 11\) then \(\quad\) Round toward -Infinity */
    Do
        If \((\mathrm{FRB})_{0}=0\) then \(\mathrm{FRT} \leftarrow 0 \times 47 \mathrm{EF}\) _FFFF_E000_0000
        If \((\mathrm{FRB})_{0}=1\) then \(\mathrm{FRT} \leftarrow 0 x F F F 0\) _0000_0000_0000
        If \((\mathrm{FRB})_{0}=0\) then FPSCR \(_{\text {FPRF }} \leftarrow\) " + normal number"
        If \((\mathrm{FRB})_{0}=1\) then FPSCR \(_{\text {FPRF }} \leftarrow\) "- infinity"
        End
FPSCR \(_{\text {FR }} \leftarrow\) undefined
FPSCR \(_{\text {Fl }} \leftarrow 1\)
FPSCR \(_{X X} \leftarrow 1\)
Done
```

Enabled Exponent Overflow:
sign $\leftarrow(F R B)_{0}$
$\exp \leftarrow(\mathrm{FRB})_{1: 11}-1023$
frac $_{0: 52} \leftarrow 0 \mathrm{~b} 1$ || $(\text { FRB })_{12: 63}$
Round Single(sign,exp,frac ${ }_{0: 52}, 0,0,0$ )
FPSCR $_{X X} \leftarrow$ FPSCR $_{X X} \mid$ FPSCR $_{\text {FI }}$
Enabled Overflow:
FPSCR ${ }_{0 x} \leftarrow 1$
$\exp \leftarrow \exp -192$
$\mathrm{FRT}_{0} \leftarrow$ sign
FRT $_{1: 11} \leftarrow \exp +1023$
$\mathrm{FRT}_{12: 63} \leftarrow \mathrm{frac}_{1: 52}$
If sign $=0$ then FPSCR $_{\text {FPRF }} \leftarrow$ "+ normal number"
If sign $=1$ then FPSCR $_{\text {FPRF }} \leftarrow$ "- normal number"
Done

## Zero Operand:

FRT $\leftarrow$ (FRB)
If $(\mathrm{FRB})_{0}=0$ then $\mathrm{FPSCR}_{\text {FPRF }} \leftarrow$ " + zero"
If $(F R B)_{0}=1$ then FPSCR $_{\text {FPRF }} \leftarrow$ "- zero"
$\mathrm{FPSCRFR}_{\mathrm{FI}} \leftarrow 0 \mathrm{~b} 00$
Done
Infinity Operand:
FRT $\leftarrow$ (FRB)
If (FRB) ${ }_{0}=0$ then FPSCR $_{\text {FPRF }} \leftarrow$ "+ infinity"
If $(\mathrm{FRB})_{0}=1$ then $\mathrm{FPSCR}_{\text {FPRF }} \leftarrow$ "- infinity"
$\mathrm{FPSCRFR}_{\mathrm{FI}} \leftarrow 0 \mathrm{~b} 00$
Done

## QNaN Operand:

FRT $\leftarrow(\text { FRB })_{0: 34} \|{ }^{29} 0$
FPSCR $_{\text {FPRF }} \leftarrow$ "QNaN"
$\mathrm{FPSCR}_{\text {FR FI }} \leftarrow 0 \mathrm{~b} 00$
Done

```
SNaN Operand:
    FPSCR \(_{\text {VXSNAN }} \leftarrow 1\)
    If \(\operatorname{FPSCR}\) VE \(=0\) then
        Do
            \(\mathrm{FRT}_{0: 11} \leftarrow(\mathrm{FRB})_{0: 11}\)
            \(\mathrm{FRT}_{12} \leftarrow 1\)
            \(\mathrm{FRT}_{13: 63} \leftarrow(\mathrm{FRB})_{13: 34} \|^{29} 0\)
            FPSCR \({ }_{\text {FPRF }} \leftarrow\) "QNaN"
        End
\(\mathrm{FPSCR}_{\text {FR FI }} \leftarrow 0 \mathrm{~b} 00\)
Done
```


## Normal Operand:

```
sign \(\leftarrow(F R B)_{0}\)
\(\exp \leftarrow(F R B)_{1: 11}-1023\)
frac \(_{0: 52} \leftarrow 0 \mathrm{~b} 1| |(\mathrm{FRB})_{12: 63}\)
Round Single(sign, exp,frac \(\left.{ }_{0: 52}, 0,0,0\right)\)
FPSCR \(_{X X} \leftarrow\) FPSCR \(_{X X} \mid\) FPSCR \(_{F I}\)
If exp > 127 and FPSCR \({ }_{\text {OE }}=0\) then go to Disabled Exponent Overflow
If exp \(>127\) and FPSCR \(_{\mathrm{OE}}=1\) then go to Enabled Overflow
\(\mathrm{FRT}_{0} \leftarrow\) sign
FRT \(_{1: 11} \leftarrow \exp +1023\)
\(\mathrm{FRT}_{12: 63} \leftarrow \mathrm{frac}_{1: 52}\)
If sign = 0 then FPSCR FPRF \(^{\leftarrow}\) " + normal number"
If sign \(=1\) then FPSCR FPRRF \(\leftarrow\) "- normal number"
Done
Round Single(sign,exp,frac \(\left.{ }_{0: 52}, G, R, X\right)\) :
inc \(\leftarrow 0\)
Isb \(\leftarrow \mathrm{frac}_{23}\)
gbit \(\leftarrow \mathrm{frac}_{24}\)
rbit \(\leftarrow \mathrm{frac}_{25}\)
xbit \(\leftarrow\left(\right.\) frac \(\left._{26: 52}| | G| | R \| X\right) \neq 0\)
If FPSCR \(R_{\text {RN }}=0 \mathrm{~b} 00\) then \(\quad\) Round to Nearest */
Do \(/ \star\) comparisons ignore u bits */
If sign || Isb || gbit || rbit || xbit = Obu11uu then inc \(\leftarrow 1\) If sign || Isb || gbit || rbit || xbit = Obu011u then inc \(\leftarrow 1\)
If sign || Isb || gbit || rbit || xbit \(=0\) bu01u1 then inc \(\leftarrow 1\)
```


## End

```
If FPSCR RN \(=0\) b10 then \(\quad / *\) Round toward + Infinity */
Do /* comparisons ignore u bits */
If sign || Isb || gbit || rbit || xbit = 0b0u1uu then inc \(\leftarrow 1\)
If sign || Isb || gbit || rbit || xbit = 0bOuu1u then inc \(\leftarrow 1\)
If sign || Isb || gbit || rbit || xbit = ObOuuu1 then inc \(\leftarrow 1\)
```


## End

```
If FPSCR \(\mathrm{RN}=0 \mathrm{~b} 11\) then \(\quad / *\) Round toward - Infinity */
Do /* comparisons ignore u bits */
If sign || Isb || gbit || rbit || xbit = 0b1u1uu then inc \(\leftarrow 1\)
If sign || Isb || gbit || rbit || xbit = 0b1uu1u then inc \(\leftarrow 1\)
If sign || Isb || gbit || rbit || xbit \(=0\) b1uuu1 then inc \(\leftarrow 1\)
End
frac \(_{0: 23} \leftarrow\) frac \(_{0: 23}+\) inc
If carry_out = 1 then
Do
frac \(_{0: 23} \leftarrow 0 \mathrm{~b} 1| |\) frac \(_{0: 22}\)
\(\exp \leftarrow \exp +1\)
End
frac \(_{24: 52} \leftarrow{ }^{29} 0\)
FPSCR \(_{\text {FR }} \leftarrow\) inc
FPSCR \(_{\text {FI }} \leftarrow\) gbit \(\mid\) rbit \(\mid\) xbit
Return
```


## A. 2 Floating-Point Convert to Integer Model

The following describes algorithmically the operation of the Floating Convert To Integer instructions.

```
If Floating Convert To Integer Word then
    Do
        round_mode }\leftarrow\mathrm{ FPSCRRN
        tgt_precision \leftarrow "32-bit integer"
    End
If Floating Convert To Integer Word with round toward Zero then
    Do
        round_mode \leftarrow0b01
        tgt_precision \leftarrow "32-bit integer"
    End
If Floating Convert To Integer Doubleword then
    Do
        round_mode}\leftarrowF\mp@subsup{F}{PSCR}{RN
        tgt_precision \leftarrow "64-bit integer"
    End
If Floating Convert To Integer Doubleword with round toward Zero then
    Do
        round_mode \leftarrow0b01
    tgt_precision \leftarrow "64-bit integer"
    End
sign }\leftarrow(FRB)\mp@subsup{)}{0}{
If (FRB)}\mp@subsup{)}{1:11}{=}2047\mathrm{ and (FRB) 
If (FRB) 1:11 = 2047 and (FRB) 12 =0 then goto SNaN Operand
If (FRB) 1:11 = 2047 and (FRB) 12 = 1 then goto QNaN Operand
If (FRB)
If (FRB) 1:11 > 0 then exp \leftarrow(FRB) 1:11-1023 /* exp - bias */
If (FRB) 1:11 = 0 then exp \leftarrow-1022
If (FRB) 1:11 >0 then frac 0:64 \leftarrow0b01 || (FRB) 12:63 || 110 /* normal; need leading 0 for later complement */
If (FRB) 1:11 = 0 then frac 0:64 \leftarrow0b00 |( (FRB) 12:63 || }\mp@subsup{}{}{11}0/\mp@subsup{/}{}{*}\mathrm{ denormal */
gbit || rbit || xbit \leftarrow Ob000
    Do i=1,63-exp /* do the loop 0 times if exp = 63 */
        frac}0:64 || gbit || rbit || xbit < 0b0 || frac 0:64 || gbit || (rbit | xbit
    End
Round Integer(sign,frac \({ }_{0: 64}\),gbit,rbit,xbit,round_mode)
```

```
If sign \(=1\) then frac \(_{0: 64} \leftarrow \neg\) frac \(_{0: 64}+1 \quad / *\) needed leading 0 for \(-2^{64}<(\mathrm{FRB})<-2^{63 *}\)
```

If sign $=1$ then frac $_{0: 64} \leftarrow \neg$ frac $_{0: 64}+1 \quad / *$ needed leading 0 for $-2^{64}<(\mathrm{FRB})<-2^{63 *}$
If tgt_precision = "32-bit integer" and frac}0:64>> 231-1 then goto Large Operand
If tgt_precision = "64-bit integer" and frac 0:64> > 23-1 then goto Large Operand
If tgt_precision = "32-bit integer" and frac 0:64<-2 < ' then goto Large Operand
If tgt_precision = "64-bit integer" and frac}0:64<-263 then goto Large Operan
FPSCR XX
If tgt_precision = "32-bit integer" then FRT \leftarrow0xuuuu_uuuu || frac 33:64 /* u is undefined hex digit */
If tgt_precision = "64-bit integer" then FRT \leftarrow fracci:64
FPSCR
Done

```
```

Round Integer(sign,frac
inc}\leftarrow
If round_mode = 0b00 then /* Round to Nearest */
Do /* comparisons ignore u bits */
If sign || frac 64 || gbit || rbit || xbit = Obu11uu then inc \leftarrow1
If sign || frac}64 || gbit || rbit || xbit = 0bu011u then inc \leftarrow < 1
If sign || frac64 || gbit || rbit || xbit = 0bu01u1 then inc }\leftarrow
End
If round_mode = 0b10 then /* Round toward +Infinity */
Do /** comparisons ignore u bits */
If sign || frac }64 || gbit || rbit || xbit = 0b0u1uu then inc \leftarrow < 1
If sign || frac}64 || gbit || rbit || xbit = 0b0uu1u then inc \leftarrow1
If sign || frac 64 || gbit || rbit || xbit = 0bOuuu1 then inc \leftarrow
End
If round_mode = 0b11 then /* Round toward -Infinity */
Do /* comparisons ignore u bits */
If sign || frac}\mp@subsup{64}{64 || gbit || rbit || xbit = 0b1u1uu then inc \leftarrow1}{
If sign || frac}64 || gbit || rbit || xbit = 0b1uu1u then inc \leftarrow
If sign || frac}64 || gbit || rbit || xbit = 0b1uuu1 then inc \leftarrow \&
End
frac
FPSCR FRR \&inc
FPSCR
Return
Infinity Operand:
FPSCR
If FPSCRVE = 0 then Do
If tgt_precision = "32-bit integer" then
Do
If sign = 0 then FRT \leftarrow0xuuuu_uuuu_7FFF_FFFF /* u is undefined hex digit */
If sign = 1 then FRT \leftarrow0xuuuu_uuuu_8000_0000 /* u is undefined hex digit */
End
Else
Do
If sign =0 then FRT \leftarrow0x7FFF_FFFF_FFFFF_FFFF
If sign=1 then FRT \leftarrow0x8000_0000_0000_0000
End
FPSCR
End
Done

```

\section*{SNaN Operand:}
```

    FPSCR FR FI vXSNAN VXCVI }\leftarrow0b001
    If FPSCR VE = 0 then
        Do
            If tgt_precision = "32-bit integer" then FRT \leftarrow0xuuuu_uuuu_8000_0000 /* u is undefined hex digit */
            If tgt_precision = "64-bit integer" then FRT }\leftarrow0\times8000_0000_0000_0000
            FPSCR
        End
    Done
    ```
QNaN Operand:
    FPSCR \(_{\text {FR FI VxCVI }} \leftarrow 0 \mathrm{~b} 001\)
    If FPSCR \(_{V E}=0\) then
    Do
        If tgt_precision = "32-bit integer" then FRT \(\leftarrow 0 x u u u u \_u u u u \_8000 \_0000 \quad\) /* \(u\) is undefined hex digit */
        If tgt_precision = "64-bit integer" then FRT \(\leftarrow 0 \times 8000 \_0000 \_0000 \_0000\)
        FPSCR FPRF \(^{\leftarrow \text { undefined }}\)
        End
Done
```

Large Operand:
FPSCR
If FPSCR老 = 0 then Do
If tgt_precision = "32-bit integer" then
Do
If sign =0 then FRT \leftarrow0xuuuu_uuuu_7FFF_FFFF /* u is undefined hex digit */
If sign = 1 then FRT \leftarrow0xuuuu_uuuu_8000_0000 /* u is undefined hex digit */
End
Else
Do
If sign =0 then FRT \leftarrow0x7FFF_FFFF_FFFFF_FFFF
If sign = 1 then FRT \leftarrow0x8000_0000_0000_0000
End
FPSCR
End
Done

```

\section*{A. 3 Floating-Point Convert from Integer Model}

The following describes algorithmically the operation of the Floating Convert From Integer Doubleword instruction.
```

sign }\leftarrow(FRB\mp@subsup{)}{0}{
exp}\leftarrow6
frac
If frac 0:63 = 0 then go to Zero Operand
If sign = 1 then frac 0:63 }\leftarrow\neg\mp@subsup{\textrm{frac}}{0:63}{}+

```
Do while frac \({ }_{0}=0 \quad / *\) do the loop 0 times if (FRB) = maximum negative integer */
        frac \(_{0: 63} \leftarrow \mathrm{frac}_{1: 63}| | 0 \mathrm{~b} 0\)
        \(\exp \leftarrow \exp -1\)
End

Round Float(sign, exp,frac \({ }_{0: 63}\), FPSCR \(_{\text {RN }}\) )
If sign \(=0\) then FPSCR FPRF \(^{\leftarrow} \leftarrow\) "+normal number"
If sign \(=1\) then FPSCR \(_{\text {FPRF }} \leftarrow\) "-normal number"
\(\mathrm{FRT}_{0} \leftarrow\) sign
FRT \(_{1: 11} \leftarrow \exp +1023\) /* exp + bias */
FRT \(_{12: 63} \leftarrow \mathrm{frac}_{1: 52}\)
Done

\section*{Zero Operand:}
```

FPSCR
FPSCR FPRRF \& "+ zero"
FRT}\leftarrow0\times0000_0000_0000_000
Done

```
Round Float(sign,exp,frac \({ }_{0: 63}\), round_mode):
\(\mathrm{inc} \leftarrow 0\)
Isb \(\leftarrow \mathrm{frac}_{52}\)
gbit \(\leftarrow \mathrm{frac}_{53}\)
rbit \(\leftarrow \mathrm{frac}_{54}\)
xbit \(\leftarrow \mathrm{fraC}_{55: 63}>0\)
If round_mode \(=0 \mathrm{~b} 00\) then \(/ *\) Round to Nearest */
    Do \(/ *\) comparisons ignore u bits */
            If sign || Isb || gbit || rbit || xbit = 0bu11uu then inc \(\leftarrow 1\)
            If sign || Isb || gbit || rbit || xbit \(=0\) bu011u then inc \(\leftarrow 1\)
            If sign || Isb || gbit || rbit || xbit = 0bu01u1 then inc \(\leftarrow 1\)
        End
If round_mode \(=0\) b10 then /* Round toward + Infinity */
        Do \(\quad / *\) comparisons ignore u bits */
        If sign || Isb || gbit || rbit || xbit = 0b0u1uu then inc \(\leftarrow 1\)
        If sign || Isb || gbit || rbit || xbit \(=0 \mathrm{bOuu} 1 \mathrm{u}\) then \(\mathrm{inc} \leftarrow 1\)
        If sign || Isb || gbit || rbit || xbit \(=0\) bOuuu1 then inc \(\leftarrow 1\)
        End
If round_mode \(=0\) b11 then /* Round toward - Infinity */
        Do \(/ *\) comparisons ignore u bits */
            If sign || Isb || gbit || rbit || xbit = 0b1u1uu then inc \(\leftarrow 1\)
            If sign || Isb || gbit || rbit || xbit =0b1uu1u then inc \(\leftarrow 1\)
            If sign || Isb || gbit || rbit || xbit \(=0\) b1uuu1 then inc \(\leftarrow 1\)
        End
\(\mathrm{frac}_{0: 52} \leftarrow \mathrm{frac}_{0: 52}+\) inc
If carry_out \(=1\) then \(\exp \leftarrow \exp +1\)
FPSCR \(_{\text {FR }} \leftarrow\) inc
FPSCR \(_{\text {FI }} \leftarrow\) gbit \(\mid\) rbit \(\mid\) xbit
FPSCR \(_{X X} \leftarrow\) FPSCR \(_{X X} \mid\) FPSCR \(_{F I}\)
Return

\section*{A. 4 Floating-Point Round to Integer Model}

The following describes algorithmically the operation of the Floating Round To Integer instructions.
```

If $(F R B)_{1: 11}=2047$ and $(F R B)_{12: 63}=0$, then goto Infinity Operand
If $(\mathrm{FRB})_{1: 11}=2047$ and $(\mathrm{FRB})_{12}=0$, then goto SNaN Operand
If (FRB) $)_{1: 11}=2047$ and $(F R B)_{12}=1$, then goto QNaN Operand
if $(F R B)_{1: 63}=0$ then goto Zero Operand
If (FRB) $)_{1: 11}<1023$ then goto Small Operand $/ * \exp <0$; |value $\mid<1^{* /}$
If $(\text { FRB })_{1: 11}>1074$ then goto Large Operand /* $\exp >51$; integral value */
sign $\leftarrow(\text { FRB })_{0}$
$\exp \leftarrow(\mathrm{FRB})_{1: 11}-1023 /^{*} \exp -$ bias */
$\mathrm{frac}_{0: 52} \leftarrow \mathrm{Ob} 1| |(\mathrm{FRB})_{12: 63}$
gbit || rbit || xbit $\leftarrow 0$ b000
Do $\mathrm{i}=1,52-\exp$
frac $_{0: 52}| |$ gbit || rbit || xbit $\leftarrow 0$ b0 || frac ${ }_{0: 52}| |$ gbit || (rbit | xbit)
End
Round Integer (sign, frac $_{0: 52}$, gbit, rbit, xbit)
Do $\mathrm{i}=2,52-\exp$
frac $_{0: 52} \leftarrow$ frac $_{1: 52}| | 0 b 0$
End
If frac $_{0}=1$, then $\exp \leftarrow \exp +1$
Else frac $0: 52 \leftarrow \operatorname{frac}_{1: 52}| | ~ 0 b 0$
$\mathrm{FRT}_{0} \leftarrow$ sign
FRT $_{1: 11} \leftarrow \exp +1023$
FRT $_{12: 63} \leftarrow$ frac $_{1: 52}$
If $(\text { FRT })_{0}=0$ then FPSCR $_{\text {FPRF }} \leftarrow$ " + normal number"
Else FPSCR FPRF $^{\leftarrow \text { "- normal number" }}$
FPSCR $_{\text {FR FI }} \leftarrow 0 \mathrm{~b} 00$
Done

```
Round Integer(sign, frac0:52, gbit, rbit, xbit):
inc \(\leftarrow 0\)
If inst = Floating Round to Integer Nearest then /* ties away from zero */
    Do /* comparisons ignore u bits */
        If sign || frac \(5_{22}\) || gbit || rbit || xbit = Obuu1uu then inc \(\leftarrow 1\)
    End
If inst = Floating Round to Integer Plus then
    Do /* comparisons ignore u bits */
        If sign || frac 52 || gbit || rbit || xbit \(=0 b 0 u 1\) uu then inc \(\leftarrow 1\)
        If sign || frac \(5_{2}\) || gbit || rbit || xbit \(=0\) bOuu1u then inc \(\leftarrow 1\)
        If sign || frac 52 || gbit || rbit || xbit \(=0\) bOuuu1 then inc \(\leftarrow 1\)
    End
If inst = Floating Round to Integer Minus then
    Do /* comparisons ignore u bits */
        If sign || frac \({ }_{52}\) || gbit || rbit || xbit \(=0\) b1u1uu then inc \(\leftarrow 1\)
        If sign || frac \({ }_{52}\) || gbit || rbit || xbit \(=0\) b1uu1u then inc \(\leftarrow 1\)
        If sign || frac \({ }_{52}\) || gbit || rbit || xbit \(=0\) b1uuu1 then inc \(\leftarrow 1\)
    End
frac \(_{0: 52} \leftarrow\) frac \(_{0: 52}+\) inc
Return

\section*{Infinity Operand:}

FRT \(\leftarrow\) (FRB)
If \((\text { FRB })_{0}=0\) then FPSCR \(_{\text {FPRF }} \leftarrow "+\) infinity"
If \((\mathrm{FRB})_{0}=1\) then \(\mathrm{FPSCR}_{\text {FPRF }} \leftarrow\) "- infinity"
FPSCR \(_{\text {FR FI }} \leftarrow 0 \mathrm{~b} 00\)
Done

\section*{SNaN Operand:}

FPSCR \(_{\text {VXSNAN }} \leftarrow 1\)
If \(\mathrm{FPSCR}_{\mathrm{VE}}=0\) then
Do
FRT \(\leftarrow(\mathrm{FRB})\)
\(\mathrm{FRT}_{12} \leftarrow 1\)
FPSCR \(_{\text {FPRF }} \leftarrow " Q N a N "\)
End
FPSCR \(_{\text {FR FI }} \leftarrow 0 \mathrm{~b} 00\)
Done

\section*{QNaN Operand:}

FRT \(\leftarrow\) (FRB)
FPSCR \(_{\text {FPRF }} \leftarrow " \mathrm{QNaN}\) "
FPSCR \(_{\text {FR FI }} \leftarrow 0 \mathrm{~b} 00\)
Done

\section*{Zero Operand:}

If \((\mathrm{FRB})_{0}=0\) then
Do
FRT \(\leftarrow 0 \times 0000 \_0000 \_0000 \_0000\)
FPSCR \(_{\text {FPRF }} \leftarrow\) "+ zero"

\section*{End}

Else
Do
FRT \(\leftarrow 0 x 8000 \_0000 \_0000 \_0000\)
FPSCR \(_{\text {FPRF }} \leftarrow\) "- zero"
End
FPSCR \(_{\text {FR FI }} \leftarrow 0 \mathrm{~b} 00\)
Done

\section*{Small Operand:}

If inst = Floating Round to Integer Nearest and \((F R B)_{1: 11}<1022\) then goto Zero Operand
If inst = Floating Round to Integer Toward Zero then goto Zero Operand
If inst \(=\) Floating Round to Integer Plus and \((\mathrm{FRB})_{0}=1\) then goto Zero Operand
If inst \(=\) Floating Round to Integer Minus and \((F R B)_{0}=0\) then goto Zero Operand
If \((\mathrm{FRB})_{0}=0\) then
Do
FRT \(\leftarrow\) 0x3FF0_0000_0000_0000 /* value \(=1.0\) */
FPSCR \(_{\text {FPRF }} \leftarrow\) "+ normal number"

\section*{End}

Else
Do
FRT \(\leftarrow\) OxBFF0_0000_0000_0000 /* value \(=-1.0 * /\)
FPSCR \(_{\text {FPRF }} \leftarrow\) "- normal number"
End
\(\mathrm{FPSCR}_{\text {FR FI }} \leftarrow 0 \mathrm{~b} 00\)
Done

\section*{Large Operand:}

FRT \(\leftarrow\) (FRB)
If \(\mathrm{FRT}_{0}=0\) then \(\mathrm{FPSCR}_{\text {FPRF }} \leftarrow\) "+ normal number"
Else FPSCR FPRF \(^{\leftarrow \text { "- normal number" }}\)
FPSCR \(_{\text {FR FI }} \leftarrow 0 \mathrm{~b} 00\)
Done

\title{
Appendix B. Vector RTL Functions [Category: Vector]
}
```

ConvertSPtoSXWsaturate( X, Y )
sign = X
exp 0:7 = X 1:8
fraco:30}=\mp@subsup{X}{9:31 | 0b0000_0000}{0
if((exp==255)\&(frac!=0)) then return(0x0000_0000) // NaN operand
if((exp==255)\&(frac==0)) then do // infinity operand
VSCR SAT }=
return( (sign==1) ? 0x8000_0000 : 0x7FFF_FFFF )
if((exp+Y-127)>30) then do // large operand
VSCR
return( (sign==1) ? 0x8000_0000 : 0x7FFF_FFFF )
if((exp+Y-127)<0) then return (0x0000_0000) // -1.0 < value < 1.0 (value rounds to 0)
significand 0:31 = 0b1 || frac
do i=1 to 31-(exp+Y-127)
significand = significand >> ui
return( (sign==0) ? significand : (ᄀsignificand + 1) )
ConvertSPtoUXWsaturate( X, Y )
sign = X
exp0:7 = X X:8
fraco:30}=\mp@subsup{X}{9:31 | 0b0000_0000}{0
if((exp==255)\&\&(frac!=0)) then return(0x0000_0000) // NaN operand
if((exp==255)\&\&(frac==0)) then do // infinity operand
VSCR SAT }=
return( (sign==1) ? 0x0000_0000 : 0xFFFF_FFFF )
if((exp+Y-127)>31) then do // large operand
VSCR SAT = 1
return( (sign==1) ? 0x0000_0000 : 0xFFFF_FFFF )
if((exp+Y-127)<0) then return(0x0000_0000) // -1.0 < value < 1.0
// value rounds to 0
if( sign==1 ) then do // negative operand
VSCR
return(0x0000_0000)
significand}0:31 = 0b1 || fra
do i=1 to 31-(exp+Y-127)
significand = significand >> ui 1
return( significand )
ConvertSXWtoSP( X )
sign = X
exp 0:7 = 32+127
frac}0:32=\mp@subsup{X}{0}{}||\mp@subsup{X}{0:31}{
if( frac==0 ) return( 0x0000_0000 ) // Zero operand
if( sign==1 ) then frac = ᄀfrac + 1
do while( fraco==0 )
frac = frac << 1
exp = exp - 1
lsb = frace23
gbit = frac}2
xbit = frace25:32!=0
inc = ( lsb \&\& gbit ) | ( gbit \&\& xbit )
fraco0:23 = fraco:23 + inc
if( carry_out==1 ) exp = exp + 1
return( sign || exp || fracc:23 )

```
```

ConvertUXWtoSP( X )
exp 0:7 = 31 + 127
fraco:31 = X 0:31
if( frac==0 ) return( 0x0000_0000 ) // Zero Operand
do while( fraco==0 )
frac = frac << 1
exp = exp - 1
lsb = frac23
gbit = frace24
xbit = frace25:31!=0
inc = ( lsb \&\& gbit ) ( gbit \&\& xbit )
fraco:23 = fraco:23 + inc
if( carry_out==1 ) exp = exp + 1
return( 0b0 || exp || fracci:23 )

```

\title{
Appendix C. Embedded Floating-Point RTL Functions
}

\section*{[Category: SPE.Embedded Float Scalar Double] [Category: SPE.Embedded Float Scalar Single] [Category: SPE.Embedded Float Vector]}

\section*{C. 1 Common Functions}
```

// Check if 32-bit fp value is a NaN or Infinity
Isa32NaNorInfinity(fp)
return (fpexp = 255)
Isa32NaN(fp)
return ((fpexp = 255) \& (fp
// Check if 32-bit fp value is denormalized
Isa32Denorm(fp)
return ((fpexp = 0) \& (fp frac
// Check if 64-bit fp value is a NaN or Infinity
Isa64NaNorInfinity(fp)
return (fpexp = 2047)
Isa64NaN(fp)
return ((fpexp = 2047) \& (fp frac fo 0))
// Check if 32-bit fp value is denormalized
Isa64Denorm(fp)
return ((fpexp = 0) \& (fp frac
// Signal an error in the SPEFSCR
SignalFPError(upper_lower, bits)
if (upper_lower = HI) then
bits \leftarrow bits << 15
SPEFSCR \leftarrow SPEFSCR bits
bits }\leftarrow(FG|FX
if (upper_lower = HI) then
bits \leftarrow bits << 15
SPEFSCR \leftarrow SPEFSCR \& ᄀbits

```
```

// Round a 32-bit fp result
Round32(fp, guard, sticky)
FP32format fp;
if (SPEFSCR FINXE = 0) then
if (SPEFSCR FRMC = Ob00) then // nearest
if (guard) then
if (sticky ff frac[22]) then
vo:23}\leftarrow\leftarrow\mp@subsup{f}{\mathrm{ frac }}{}+
if vo then
if (fpexp >= 254) then
// overflow
fp}\leftarrow\mp@subsup{\textrm{fp}}{\mathrm{ sign }}{}||0\mathrm{ b11111110 || }\mp@subsup{}{}{23}
else
fp}\mp@subsup{p}{\mathrm{ exp }}{}\leftarrowf\mp@subsup{p}{\mathrm{ exp }}{}+
fp frac
else
fp
else if ((SPEFSCR
// infinity modes
// implementation dependent
return fp
// Round a 64-bit fp result
Round64(fp, guard, sticky)
FP32format fp;
if (SPEFSCR FINXE = 0) then
if (SPEFSCR
if (guard) then
if (sticky | fp frac[51]) then
\mp@subsup{v}{0:52}{}\leftarrow fp
if }\mp@subsup{v}{0}{}\mathrm{ then
if (fpexp >= 2046) then
// overflow
fp}\leftarrowf\mp@subsup{p}{\mathrm{ sign }}{|
0b11111111110 || }\mp@subsup{}{}{52}
else
fp}\mp@subsup{\operatorname{exp}}{}{\leftarrow}\mp@subsup{\textrm{fp}}{\textrm{exp}}{}+
fp
else
fp
else if ((SPEFSCR FRMC \& Ob10) = 0b10) then
// infinity modes
// implementation dependent
return fp

```

\section*{C. 2 Convert from Single-Precision Embedded Floating-Point to Integer Word with Saturation}
```

// Convert 32-bit Floating-Point to 32-bit integer
// or fractional
// signed = S (signed) or U (unsigned)
// upper_lower = HI (high word) or LO (low word)
// round = RND (round) or ZER (truncate)
// fractional = F (fractional) or I (integer)
CnvtFP32ToI32Sat(fp, signed,
upper_lower, round, fractional)
FP32format fp;
if (Isa32NaNorInfinity(fp)) then
SignalFPError(upper_lower, FINV)
if (Isa32NaN(fp)) then
return 0x00000000 // all NaNs
if (signed = S) then
if (fp
return 0x80000000
else
return 0x7fffffff
else
if (fp sign = 1) then
return 0x00000000
else
return 0xffffffff
if (Isa32Denorm(fp)) then
SignalFPError(upper_lower, FINV)
return 0x00000000 // regardless of sign
if ((signed = U) \& (fp
SignalFPError(upper_lower, FOVF) // overflow
return 0x000000000
if ((fpexp }=0)\&(f\mp@subsup{p}{\mathrm{ frac }}{}=0))\mathrm{ then
return 0x00000000 // all zero values
if (fractional = I) then // convert to integer
max_exp \leftarrow }15
shift \leftarrow 158 - fp exp
if (signed = S) then
if ((f\mp@subsup{p}{exp}{*}=158)|(f\mp@subsup{p}{frac}{c}=0)|(f\mp@subsup{p}{\mathrm{ sign }}{\prime}\not=1)) then
max_exp \leftarrow max_exp - 1
else // fractional conversion
max_exp \leftarrow }12
shift \leftarrow 126-fppexp
if (signed = S) then
shift \leftarrow shift + 1
if (fp exp > max_exp) then
SignalFPError(upper_lower, FOVF) // overflow
if (signed = S) then
if (fp
return 0x800000000
else
return 0x7fffffff
else
return 0xffffffff
result \leftarrow 0b1 || fp frac | | 0b00000000 // add U bit
guard }\leftarrow
sticky }\leftarrow
for (n }\leftarrow0;\textrm{n}< shift; n \leftarrow n + 1) d
sticky \leftarrow sticky guard

```

\section*{C. 3 Convert from Double-Precision Embedded Floating-Point to Integer Word with Saturation}
// Convert 64-bit Floating-Point to 32-bit integer // or fractional
// signed = S (signed) or U (unsigned)
// round = RND (round) or ZER (truncate)
// fractional = F (fractional) or I (integer)
CnvtFP64ToI32Sat (fp, signed, round,
fractional)
FP64format fp;
if (Isa64NaNorInfinity(fp)) then
SignalFPError (LO, FINV)
if (Isa64NaN(fp)) then
return 0x00000000
if (signed \(=\) S) then
if \(\left(\mathrm{fp}_{\text {sign }}=1\right)\) then
return 0x80000000
else
return 0x7fffffff
else
if \(\left(f_{\text {sign }}=1\right)\) then
return \(0 \times 00000000\)
else
return 0xffffffff
if (Isa64Denorm(fp)) then
SignalFPError (LO, FINV)
return \(0 \times 00000000\) // regardless of sign
if ((signed \(\left.=U) \&\left(f_{\text {sign }}=1\right)\right)\) then
SignalFPError(LO, FOVF) // overflow return \(0 \times 00000000\)
if \(\left(\left(\mathrm{fp}_{\exp }=0\right) \&\left(\mathrm{fp}_{\mathrm{frac}}=0\right)\right)\) then
return \(0 \times 00000000\) // all zero values
if (fractional = I) then // convert to integer max_exp \(\leftarrow 1054\)
shift \(\leftarrow 1054-\mathrm{fp}_{\text {exp }}\)
if (signed \(\leftarrow\) S) then
if \(\left(\left(\mathrm{fp}_{\text {exp }} \neq 1054\right)\left|\left(\mathrm{fp}_{\mathrm{frac}} \neq 0\right)\right|\left(\mathrm{fp}_{\text {sign }} \neq 1\right)\right)\) then max_exp \(\leftarrow\) max_exp - 1
else
// fractional conversion
max_exp \(\leftarrow 1022\)
shift \(\leftarrow 1022-\mathrm{fp}_{\mathrm{exp}}\)
if (signed = S) then
shift \(\leftarrow\) shift +1
if (fp exp \(>\) max_exp) then SignalFPError (LO, FOVF) // overflow
if (signed \(=S\) ) then
if \(\left(\mathrm{fp}_{\text {sign }}=1\right)\) then
return 0x80000000
else
else
return 0xffffffff
result \(\leftarrow 0\) b1 || \(\mathrm{fp}_{\text {frac }}[0: 30]\) // add \(U\) to frac
guard \(\leftarrow \mathrm{fp}_{\text {frac [31] }}\)
sticky \(\leftarrow\left(\right.\) fp \(\left._{\text {frac }[32: 63]} \neq 0\right)\)
for ( \(\mathrm{n} \leftarrow 0\); \(\mathrm{n}<\) shift; \(\mathrm{n} \leftarrow \mathrm{n}+1\) ) do
sticky \(\leftarrow\) sticky | guard
guard \(\leftarrow\) result \& \(0 \times 00000001\)
result \(\leftarrow\) result > 1
// Report sticky and guard bits
SPEFSCR \(_{\text {FG }} \leftarrow\) guard
SPEFSCR \(_{\text {FX }} \leftarrow\) sticky
if (guard | sticky) then
SPEFSCR \(_{\text {FINXS }} \leftarrow 1\)
// Round the result
if \(\left((\right.\) round \(\left.=R N D) \&\left(S P E F S C R_{\text {FINXE }}=0\right)\right)\) then
if \(\left(S_{P E F S C R}^{\text {FRMC }}=0 \mathrm{~b} 00\right)\) then // nearest if (guard) then
if (sticky (result \& 0x00000001)) then result \(\leftarrow\) result +1
else if \(\left(\left(S_{P E F S C R}^{\text {FRMC }}\right.\right.\) \& \(\left.\left.0 b 10\right)=0 b 10\right)\) then // infinity modes // implementation dependent
if (signed \(=S\) ) then
if \(\left(f p_{\text {sign }}=1\right)\) then result \(\leftarrow\) ᄀresult +1
return result

\section*{C. 4 Convert from Double-Precision Embedded Floating-Point to Integer Doubleword with Saturation}
// Convert 64-bit Floating-Point to 64-bit integer
// signed = S (signed) or U (unsigned)
// round = RND (round) or ZER (truncate)
CnvtFP64ToI64Sat(fp, signed, round)
FP64format fp;
if (Isa64NaNorInfinity(fp)) then
    SignalFPError (LO, FINV)
    if (Isa64NaN(fp)) then
        return 0x00000000_00000000 // all NaNs
    if (signed \(=\) S) then
        if \(\left(f p_{\text {sign }}=1\right)\) then
            return 0x80000000_000000000
        else
            return 0x7fffffff_ffffffff
    else
        if \(\left(f p_{\text {sign }}=1\right)\) then
            return 0x00000000_00000000
        else
            return \(0 x f f f f f f f f\) fffffffff
    SignalFPError (LO, FINV)
    return 0x00000000_00000000
if \(\left((\right.\) signed \(\left.=U) \&\left(f_{\text {sign }}=1\right)\right)\) then
    SignalFPError (LO, FOVF) // overflow
    return 0x00000000_00000000
if \(\left(\left(f p_{\exp }=0\right) \&\left(\mathrm{fp}_{\mathrm{frac}}=0\right)\right)\) then
    return 0x00000000_00000000 // all zero values
max_exp \(\leftarrow 1086\)
shift \(\leftarrow 1086-\mathrm{fp}_{\text {exp }}\)
if (signed \(=S\) ) then
    if \(\left(\left(f p_{\exp } \neq 1086\right)\left|\left(\mathrm{fp}_{\mathrm{frac}} \neq 0\right)\right|\left(\mathrm{fp}_{\text {sign }} \neq 1\right)\right)\) then
        max_exp \(\leftarrow\) max_exp - 1
if (fpexp \(>\) max_exp) then
    SignalFPError (LO, FOVF) // overflow
    if (signed \(=S\) ) then
        if \(\left(f p_{\text {sign }}=1\right)\) then
            return 0x80000000_00000000
        else
            return 0x7fffffff_ffffffff
    else
        return Oxffffffff_ffffffff
result \(\leftarrow 0\) b1 \(\left|\left|{f p_{\text {frac }}| | 0 b 00000000000 / / a d d ~ U ~ b i t ~}_{\text {b }}\right|\right|\)
guard \(\leftarrow 0\)
sticky \(\leftarrow 0\)
for ( \(\mathrm{n} \leftarrow 0\); \(\mathrm{n}<\) shift; \(\mathrm{n} \leftarrow \mathrm{n}+1\) ) do
    sticky \(\leftarrow\) sticky | guard
    guard \(\leftarrow\) result \& \(0 \times 00000000\) _00000001
    result \(\leftarrow\) result > 1
// Report sticky and guard bits
SPEFSCR \(_{\text {FG }} \leftarrow\) guard
SPEFSCR \(_{\text {FX }} \leftarrow\) sticky
if (guard | sticky) then SPEFSCR \(_{\text {FINXS }} \leftarrow 1\)
// Round the result
if \(\left((\right.\) round \(=\) RND \(\left.) \&\left(\operatorname{SPEFSCR}_{\text {FINXE }}=0\right)\right)\) then if \(\left(S_{P E F S C R}^{\text {FRMC }}=0 \mathrm{~b} 00\right)\) then // nearest if (guard) then if (sticky | (result \(\& 0 \times 00000000 \_00000001\) )) then
result \(\leftarrow\) result +1
else if \(\left(\left(\right.\right.\) SPEFSCR \(\left.\left._{\text {FRMC }} \& 0 \mathrm{~b} 10\right)=0 \mathrm{~b} 10\right)\) then
// infinity modes
// implementation dependent
if (signed \(=S\) ) then
if \(\left(f p_{\text {sign }}=1\right)\) then result \(\leftarrow\) ᄀresult +1
return result
```

if (Isa64Denorm(fp)) then

```
        return \(0 \times 80000000\)

\section*{C. 5 Convert to Single-Precision Embedded Floating-Point from Integer Word}
```

// Convert from 32-bit integer or fractional to
// 32-bit Floating-Point
// signed = S (signed) or U (unsigned)
// round = RND (round) or ZER (truncate)
// fractional = F (fractional) or I (integer)
CnvtI32ToFP32(v, signed, upper_lower,
fractional)
FP32format result;
result sign }\leftarrow
if (v = 0) then
result }\leftarrow
if (upper_lower = HI) then
SPEFSCR
SPEFSCR FXH
else
SPEFSCR
SPEFSCR
else
if (signed = S) then
if ( }\mp@subsup{v}{0}{}=1\mathrm{ ) then
v}\leftarrow\neg\textrm{v}+
result sign }\leftarrow
if (fractional = F) then // frac bit align
maxexp \leftarrow }12
if (signed = U) then
maxexp }\leftarrow\mathrm{ maxexp - 1
else
maxexp \leftarrow158 // integer bit alignment
sc}\leftarrow
while ( }\mp@subsup{v}{0}{}=0
v \leftarrow v << 1
SC}\leftarrow\textrm{Sc}+
vo}\leftarrow0 // clear U bi
result exp }\leftarrow maxexp - s
guard }\leftarrow\mp@subsup{\textrm{v}}{24}{
sticky }\leftarrow(\mp@subsup{v}{25:31}{}\not=0
// Report sticky and guard bits
if (upper_lower = HI) then
SPEFSCR
SPEFSCR
else
SPEFSCR
SPEFSCR FX }\leftarrow stick
if (guard | sticky) then
SPEFSCR
// Round the result
result frac }\leftarrow\mp@subsup{\textrm{v}}{1:23}{
result \& Round32(result, guard, sticky)
return result

```

\section*{C. 6 Convert to Double-Precision Embedded Floating-Point from Integer Word}
```

// Convert from integer or fractional to 64 bit
// Floating-Point
// signed = S (signed) or U (unsigned)
// fractional = F (fractional) or I (integer)
CnvtI32ToFP64(v, signed, fractional)
FP64format result;
result sign }\leftarrow
if (v = 0) then
result }\leftarrow
SPEFSCR
SPEFSCR FX }\leftarrow
else
if (signed = S) then
if ( }\mp@subsup{v}{0}{}=1\mathrm{ ) then
v}\leftarrow ᄀv + 1
result sign }\leftarrow
if (fractional = F) then // frac bit align
maxexp \leftarrow }102
if (signed = U) then
maxexp }\leftarrow\mathrm{ maxexp - 1
else
maxexp \leftarrow 1054 // integer bit align
SC}\leftarrow
while (v
v}\leftarrow\textrm{v}<<
SC}\leftarrow\textrm{SC}+
vo}\leftarrow0 // clear U bi
result exp
// Report sticky and guard bits
SPEFSCR
SPEFSCR
result frac }\leftarrow\mp@subsup{v}{1:31}{}||\mp@subsup{}{}{21}
return result

```

\section*{C. 7 Convert to Double-Precision Embedded Floating-Point from Integer Doubleword}
```

// Convert from 64-bit integer to 64-bit
// floating-point
// signed = S (signed) or U (unsigned)
CnvtI64ToFP64(v, signed)
FP64format result;
result sign }\leftarrow
if (v = 0) then
result \leftarrow
SPEFSCR
SPEFSCR
else
if (signed = S) then
if ( }\mp@subsup{\textrm{v}}{0}{}=1\mathrm{ ) then
v}\leftarrow\mp@subsup{\neg}{v}{}+
result sign }\leftarrow
maxexp \leftarrow }105
sc}\leftarrow
while ( }\mp@subsup{\textrm{v}}{0}{}=0
v}\leftarrow\textrm{v}<<
SC}\leftarrow\textrm{SC}+
vo}\leftarrow0 // clear U bi
result exp }\leftarrow\mathrm{ maxexp - sc
guard }\leftarrow\mp@subsup{\textrm{v}}{53}{
sticky }\leftarrow(\mp@subsup{v}{54:63}{}\not=0
// Report sticky and guard bits
SPEFSCR
SPEFSCR
if (guard | sticky) then
SPEFSCR FINXS
// Round the result
result frac }\leftarrow\mp@subsup{\textrm{v}}{1:52}{
result \leftarrow Round64(result, guard, sticky)

```
return result

\section*{Appendix D. Assembler Extended Mnemonics}

In order to make assembler language programs simpler to write and easier to understand, a set of extended mnemonics and symbols is provided that defines simple shorthand for the most frequently used forms of Branch Conditional, Compare, Trap, Rotate and Shift, and certain other instructions.

Assemblers should provide the extended mnemonics and symbols listed here, and may provide others.

\section*{D. 1 Symbols}

The following symbols are defined for use in instructions (basic or extended mnemonics) that specify a Condition Register field or a Condition Register bit. The first five (It, ..., un) identify a bit number within a CR field. The remainder (cr0, ..., cr7) identify a CR field. An expression in which a CR field symbol is multiplied by 4 and then added to a bit-number-within-CR-field symbol and 32 can be used to identify a CR bit.
\begin{tabular}{ccl} 
Symbol & Value & Meaning \\
It & 0 & Less than \\
gt & 1 & Greater than \\
eq & 2 & Equal \\
so & 3 & Summary overflow \\
un & 3 & Unordered (after floating-point comparison) \\
cr0 & 0 & CR Field 0 \\
cr1 & 1 & CR Field 1 \\
cr2 & 2 & CR Field 2 \\
cr3 & 3 & CR Field 3 \\
cr4 & 4 & CR Field 4 \\
cr5 & 5 & CR Field 5 \\
cr6 & 6 & CR Field 6 \\
cr7 & 7 & CR Field 7
\end{tabular}

The extended mnemonics in Sections D.2.2 and D. 3 require identification of a CR bit: if one of the CR field symbols is used, it must be multiplied by 4 and added to a bit-number-within-CR-field (value in the range \(0-3\), explicit or symbolic) and 32. The extended mnemonics in Sections D.2.3 and D.5 require identification of a CR field: if one of the CR field symbols is used, it must not be multiplied by 4 or added to 32. (For the extended mnemonics in Section D.2.3, the bit number within the CR field is part of the extended mnemonic. The programmer identifies the CR field, and the Assembler does the multiplication and addition required to produce a CR bit number for the BI field of the underlying basic mnemonic.)

\section*{D. 2 Branch Mnemonics}

The mnemonics discussed in this section are variations of the Branch Conditional instructions.
Note: bclr, bclrl, bcctr, and bcctrl each serve as both a basic and an extended mnemonic. The Assembler will recognize a bclr, bclrl, bcctr, or bcctrl mnemonic with three operands as the basic form, and a bclr, bclrl, bcctr, or bcctrl mnemonic with two operands as the extended form. In the extended form the BH operand is omitted and assumed to be 0b00. Similarly, for all the extended mnemonics described in Sections D.2.2-D.2.4 that devolve to any of these four basic mnemonics the BH operand can either be coded or omitted. If it is omitted it is assumed to be 0b00.

\section*{D.2.1 BO and BI Fields}

The 5-bit BO and BI fields control whether the branch is taken. Providing an extended mnemonic for every possible combination of these fields would be neither useful nor practical. The mnemonics described in Sections D.2.2-D.2.4 include the most useful cases. Other cases can be coded using a basic Branch Conditional mnemonic (bc[I][a], \(\boldsymbol{b c} /[[], \boldsymbol{b c c t r}[I])\) with the appropriate operands.

\section*{D.2.2 Simple Branch Mnemonics}

Instructions using one of the mnemonics in Table 11 that tests a Condition Register bit specify the corresponding bit as the first operand. The symbols defined in Section D. 1 can be used in this operand.

Notice that there are no extended mnemonics for relative and absolute unconditional branches. For these the basic mnemonics b, ba, bl, and bla should be used.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{9}{|l|}{Table 11: Simple branch mnemonics} \\
\hline \multirow[b]{2}{*}{Branch Semantics} & \multicolumn{4}{|c|}{LR not Set} & \multicolumn{4}{|c|}{LR Set} \\
\hline & bc Relative & bca Absolute & \[
\begin{gathered}
\text { bclr } \\
\text { To LR }
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { bcctr } \\
\text { To CTR }
\end{array}
\] & bcl Relative & bcla Absolute & \[
\begin{aligned}
& \text { bcIrl } \\
& \text { To LR }
\end{aligned}
\] & \[
\begin{aligned}
& \text { bcctrl } \\
& \text { To CTR }
\end{aligned}
\] \\
\hline Branch unconditionally & - & - & blr & bctr & - & - & blrl & bctrl \\
\hline Branch if \(\mathrm{CR}_{\mathrm{Bl}}=1\) & bt & bta & btlr & btctr & btl & btla & bt|r| & btctrl \\
\hline Branch if \(\mathrm{CR}_{\mathrm{BI}}=0\) & bf & bfa & bflr & bfctr & bfl & bfla & bflr| & bfctrl \\
\hline Decrement CTR, branch if CTR nonzero & bdnz & bdnza & bdnzlr & - & bdnzl & bdnzla & bdnzılı & - \\
\hline Decrement CTR, branch if CTR nonzero and \(\mathrm{CR}_{\mathrm{BI}}=1\) & bdnzt & bdnzta & bdnztlr & - & bdnztl & bdnztla & bdnzt|r| & - \\
\hline Decrement CTR, branch if CTR nonzero and \(\mathrm{CR}_{\mathrm{BI}}=0\) & bdnzf & bdnzfa & bdnzflr & - & bdnzfl & bdnzfla & bdnzflrl & - \\
\hline Decrement CTR, branch if CTR zero & bdz & bdza & bdzlr & - & bdzl & bdzla & bdzlı & - \\
\hline Decrement CTR, branch if CTR zero and \(\mathrm{CR}_{\mathrm{BI}}=1\) & bdzt & bdzta & bdztlr & - & bdztl & bdztla & bdztlrl & - \\
\hline Decrement CTR, branch if CTR zero and \(\mathrm{CR}_{\mathrm{BI}}=0\) & bdzf & bdzfa & bdzflr & - & bdzfl & bdzfla & bdzflrl & - \\
\hline
\end{tabular}

\section*{Examples}
1. Decrement CTR and branch if it is still nonzero (closure of a loop controlled by a count loaded into CTR). bdnz target (equivalent to: bc 16,0,target)
2. Same as (1) but branch only if CTR is nonzero and condition in CRO is "equal".
\[
\text { bdnzt eq,target } \quad \text { (equivalent to: bc } 8,2 \text {,target) }
\]
3. Same as (2), but "equal" condition is in CR5.
bdnzt \(4 \times c r 5+e q\), target (equivalent to: bc 8,22, target)
4. Branch if bit 59 of \(C R\) is 0 .
bf 27,target (equivalent to: bc 4,27,target)
5. Same as (4), but set the Link Register. This is a form of conditional "call".
bfl
27,target
(equivalent to: bcl 4,27,target)

\section*{D.2.3 Branch Mnemonics Incorporating Conditions}

In the mnemonics defined in Table 12, the test of a bit in a Condition Register field is encoded in the mnemonic.
Instructions using the mnemonics in Table 12 specify the CR field as an optional first operand. One of the CR field symbols defined in Section D. 1 can be used for this operand. If the CR field being tested is CR Field 0, this operand need not be specified unless the resulting basic mnemonic is bclr[ [] or bcctr \([/]\) and the BH operand is specified.
A standard set of codes has been adopted for the most common combinations of branch conditions.
\begin{tabular}{ll} 
Code & Meaning \\
It & Less than \\
le & Less than or equal \\
eq & Equal \\
ge & Greater than or equal \\
gt & Greater than \\
nl & Not less than \\
ne & Not equal \\
ng & Not greater than \\
so & Summary overflow \\
ns & Not summary overflow \\
un & Unordered (after floating-point comparison) \\
nu & Not unordered (after floating-point comparison)
\end{tabular}

These codes are reflected in the mnemonics shown in Table 12.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Branch Semantics} & \multicolumn{4}{|c|}{LR not Set} & \multicolumn{4}{|c|}{LR Set} \\
\hline & bc Relative & bca Absolute & \[
\begin{gathered}
\text { bclr } \\
\text { To LR }
\end{gathered}
\] & \[
\begin{gathered}
\text { bcctr } \\
\text { To CTR }
\end{gathered}
\] & bcl Relative & bcla Absolute & \[
\begin{gathered}
\text { bcIrl } \\
\text { To LR }
\end{gathered}
\] & bcctrl To CTR \\
\hline Branch if less than & blt & blta & blttr & bltctr & bltl & bltla & blt|r| & bltctrl \\
\hline Branch if less than or equal & ble & blea & blelr & blectr & blel & blela & bleirl & blectrl \\
\hline Branch if equal & beq & beqa & beqlr & beqctr & beql & beqla & beqlrl & beqctrl \\
\hline Branch if greater than or equal & bge & bgea & bgelr & bgectr & bgel & bgela & bgelrl & bgectrl \\
\hline Branch if greater than & bgt & bgta & bgtlr & bgtctr & bgtl & bgtla & bgt|rl & bgtctrl \\
\hline Branch if not less than & bnl & bnla & bnllr & bnlctr & bnll & bnlla & bnllrl & bnlctrl \\
\hline Branch if not equal & bne & bnea & bnelr & bnectr & bnel & bnela & bnelrl & bnectrl \\
\hline Branch if not greater than & bng & bnga & bnglr & bngctr & bngl & bngla & bnglrl & bngctrl \\
\hline Branch if summary overflow & bso & bsoa & bsolr & bsoctr & bsol & bsola & bsolrl & bsoctrl \\
\hline Branch if not summary overflow & bns & bnsa & bnsir & bnsctr & bnsl & bnsla & bnsirl & bnsctrl \\
\hline Branch if unordered & bun & buna & bunlr & bunctr & bunl & bunla & bunlrl & bunctrl \\
\hline Branch if not unordered & bnu & bnua & bnulr & bnuctr & bnul & bnula & bnulrl & bnuctrl \\
\hline
\end{tabular}

\section*{Examples}
1. Branch if CRO reflects condition "not equal".
bne target (equivalent to: bc 4,2,target)
2. Same as (1), but condition is in CR3.
bne cr3,target (equivalent to: bc 4,14,target)
3. Branch to an absolute target if CR4 specifies "greater than", setting the Link Register. This is a form of conditional "call".
bgtla cr4,target (equivalent to: bcla 12,17,target)
4. Same as (3), but target address is in the Count Register.
bgtctrl cr4 (equivalent to: bcctrl 12,17,0)

\section*{D.2.4 Branch Prediction}

Software can use the "at" bits of Branch Conditional instructions to provide a hint to the processor about the behavior of the branch. If, for a given such instruction, the branch is almost always taken or almost always not taken, a suffix can be added to the mnemonic indicating the value to be used for the "at" bits.
+ Predict branch to be taken (at=0b11)
- Predict branch not to be taken (at=0b10)

Such a suffix can be added to any Branch Conditional mnemonic, either basic or extended, that tests either the Count Register or a CR bit (but not both). Assemblers should use 0b00 as the default value for the "at" bits, indicating that software has offered no prediction.

\section*{Examples}
1. Branch if CRO reflects condition "less than", specifying that the branch should be predicted to be taken.
blt+ target
2. Same as (1), but target address is in the Link Register and the branch should be predicted not to be taken.
bltlr-

\section*{D. 3 Condition Register Logical Mnemonics}

The Condition Register Logical instructions can be used to set (to 1), clear (to 0), copy, or invert a given Condition Register bit. Extended mnemonics are provided that allow these operations to be coded easily.

Table 13: Condition Register logical mnemonics
\begin{tabular}{|l|l|l|}
\hline Operation & Extended Mnemonic & Equivalent to \\
\hline Condition Register set & crset bx & creqv bx,bx,bx \\
\hline Condition Register clear & crclr bx & crxor bx,bx,bx \\
\hline Condition Register move & crmove bx,by & cror bx,by,by \\
\hline Condition Register not & crnot bx,by & crnor bx,by,by \\
\hline
\end{tabular}

The symbols defined in Section D. 1 can be used to identify the Condition Register bits.

\section*{Examples}
1. Set \(C R\) bit 57.
crset 25 (equivalent to: creqv 25,25,25)
2. Clear the SO bit of CRO.
crclr so (equivalent to: crxor
\(3,3,3)\)
3. Same as (2), but SO bit to be cleared is in CR3.
crclr \(4 \times c r 3+\) so \(\quad\) (equivalent to: crxor \(15,15,15\) )
4. Invert the EQ bit.
crnot eq,eq (equivalent to: crnor 2,2,2)
5. Same as (4), but EQ bit to be inverted is in CR4, and the result is to be placed into the EQ bit of CR5.
crnot \(4 \times c r 5+e q, 4 \times c r 4+e q \quad\) (equivalent to: crnor \(22,18,18\) )

\section*{D. 4 Subtract Mnemonics}

\section*{D.4.1 Subtract Immediate}

Although there is no "Subtract Immediate" instruction, its effect can be achieved by using an Add Immediate instruction with the immediate operand negated. Extended mnemonics are provided that include this negation, making the intent of the computation clearer.
\begin{tabular}{lllll} 
subi & \(R x, R y\), value & (equivalent to: & addi & \(R x, R y,-\) value) \\
subis & \(R x, R y\), value & (equivalent to: & addis & \(R x, R y,-\) value) \\
subic & \(R x, R y\), value & (equivalent to: & addic & \(R x, R y,-\) value) \\
subic. & \(R x, R y\),value & (equivalent to: & addic. & \(R x, R y\), ,-value)
\end{tabular}

\section*{D.4.2 Subtract}

The Subtract From instructions subtract the second operand (RA) from the third (RB). Extended mnemonics are provided that use the more "normal" order, in which the third operand is subtracted from the second. Both these mnemonics can be coded with a final " o " and/or "." to cause the OE and/or Rc bit to be set in the underlying instruction.
\begin{tabular}{lllll} 
sub & \(R x, R y, R z\) & (equivalent to: & subf & \(R x, R z, R y\) ) \\
subc & \(R x, R y, R z\) & (equivalent to: & subfc & \(R x, R z, R y\) )
\end{tabular}

\section*{D. 5 Compare Mnemonics}

The \(L\) field in the fixed-point Compare instructions controls whether the operands are treated as 64-bit quantities or as 32 -bit quantities. Extended mnemonics are provided that represent the \(L\) value in the mnemonic rather than requiring it to be coded as a numeric operand.
The BF field can be omitted if the result of the comparison is to be placed into CR Field 0 . Otherwise the target CR field must be specified as the first operand. One of the CR field symbols defined in Section D. 1 can be used for this operand.
Note: The basic Compare mnemonics of Power ISA are the same as those of POWER, but the POWER instructions have three operands while the Power ISA instructions have four. The Assembler will recognize a basic Compare mnemonic with three operands as the POWER form, and will generate the instruction with \(\mathrm{L}=0\). (Thus the Assembler must require that the \(B F\) field, which normally can be omitted when \(C R\) Field 0 is the target, be specified explicitly if \(L\) is.)

\section*{D.5.1 Doubleword Comparisons}

\section*{Table 14: Doubleword compare mnemonics}
\begin{tabular}{|l|l|l|}
\hline Operation & Extended Mnemonic & Equivalent to \\
\hline Compare doubleword immediate & cmpdi bf,ra,si & cmpi bf, \(1, \mathrm{ra}, \mathrm{si}\) \\
\hline Compare doubleword & cmpd bf,ra,rb & \(\mathrm{cmp} \mathrm{bf}, 1, \mathrm{ra}, \mathrm{rb}\) \\
\hline Compare logical doubleword immediate & cmpldi bf,ra, ui & \(\mathrm{cmpli} \mathrm{bf}, 1, \mathrm{ra}, \mathrm{ui}\) \\
\hline Compare logical doubleword & cmpld bf,ra,rb & cmpl bf, \(1, \mathrm{ra}, \mathrm{rb}\) \\
\hline
\end{tabular}

\section*{Examples}
1. Compare register \(R x\) and immediate value 100 as unsigned 64-bit integers and place result into CRO.
cmpldi \(\mathrm{Rx}, 100 \quad\) (equivalent to: cmpli \(0,1, R x, 100\) )
2. Same as (1), but place result into CR4.
cmpldi cr4,Rx,100 (equivalent to: cmpli 4,1,Rx,100)
3. Compare registers Rx and Ry as signed 64-bit integers and place result into CRO.
cmpd Rx,Ry (equivalent to: cmp \(0,1, R x, R y\) )

\section*{D.5.2 Word Comparisons}

Table 15: Word compare mnemonics
\begin{tabular}{|l|l|l|}
\hline Operation & Extended Mnemonic & Equivalent to \\
\hline Compare word immediate & cmpwi bf,ra,si & cmpi bf,0,ra,si \\
\hline Compare word & cmpw bf,ra,rb & cmp bf,0,ra,rb \\
\hline Compare logical word immediate & cmplwi bf,ra,ui & cmpli bf,0,ra,ui \\
\hline Compare logical word & cmplw bf,ra,rb & cmpl bf,0,ra,rb \\
\hline
\end{tabular}

\section*{Examples}
1. Compare bits \(32: 63\) of register \(R x\) and immediate value 100 as signed 32 -bit integers and place result into CR0.
cmpwi Rx, 100
(equivalent to: cmpi
\(0,0, R x, 100)\)
2. Same as (1), but place result into CR4.
cmpwi cr4,Rx,100 (equivalent to: cmpi 4,0,Rx,100)
3. Compare bits \(32: 63\) of registers \(R x\) and \(R y\) as unsigned 32 -bit integers and place result into CRO.
\[
\text { cmplw Rx,Ry } \quad \text { (equivalent to: } \quad \mathrm{cmpl} \quad 0,0, R x, R y \text { ) }
\]

\section*{D. 6 Trap Mnemonics}

The mnemonics defined in Table 16 are variations of the Trap instructions, with the most useful values of TO represented in the mnemonic rather than specified as a numeric operand.

A standard set of codes has been adopted for the most common combinations of trap conditions.
\begin{tabular}{llcccccc} 
Code & Meaning & TO encoding & \(<\) & \(>\) & \(=c^{\mathbf{u}}\) & \(\rangle^{\mathbf{u}}\) \\
It & Less than & 16 & 1 & 0 & 0 & 0 & 0 \\
le & Less than or equal & 20 & 1 & 0 & 1 & 0 & 0 \\
eq & Equal & 4 & 0 & 0 & 1 & 0 & 0 \\
ge & Greater than or equal & 12 & 0 & 1 & 1 & 0 & 0 \\
gt & Greater than & 8 & 0 & 1 & 0 & 0 & 0 \\
nl & Not less than & 12 & 0 & 1 & 1 & 0 & 0 \\
ne & Not equal & 24 & 1 & 1 & 0 & 0 & 0 \\
ng & Not greater than & 20 & 1 & 0 & 1 & 0 & 0 \\
lt & Logically less than & 2 & 0 & 0 & 0 & 1 & 0 \\
lle & Logically less than or equal & 6 & 0 & 0 & 1 & 1 & 0 \\
lge & Logically greater than or equal & 5 & 0 & 0 & 1 & 0 & 1 \\
lgt & Logically greater than & 1 & 0 & 0 & 0 & 0 & 1 \\
Inl & Logically not less than & 5 & 0 & 0 & 1 & 0 & 1 \\
Ing & Logically not greater than & 6 & 0 & 0 & 1 & 1 & 0 \\
u & Unconditionally with parameters & 31 & 1 & 1 & 1 & 1 & 1 \\
(none) & Unconditional & 31 & 1 & 1 & 1 & 1 & 1
\end{tabular}

These codes are reflected in the mnemonics shown in Table 16.

Table 16: Trap mnemonics
\begin{tabular}{|l|c|c|c|c|}
\hline \multirow{2}{*}{\multicolumn{1}{|c|}{ Trap Semantics }} & \multicolumn{2}{|c|}{ 64-bit Comparison } & 32-bit Comparison \\
\cline { 2 - 5 } & \begin{tabular}{c} 
tdi \\
Immediate
\end{tabular} & \begin{tabular}{c} 
td \\
Register
\end{tabular} & \begin{tabular}{c} 
twi \\
Immediate
\end{tabular} & \begin{tabular}{c} 
tw \\
Register
\end{tabular} \\
\hline Trap unconditionally & - & - & - & trap \\
\hline Trap unconditionally with parameters & tdui & tdu & twui & twu \\
\hline Trap if less than & tdlli & tdlt & twlti & twlt \\
\hline Trap if less than or equal & tdlei & tdle & twlei & twle \\
\hline Trap if equal & tdeqi & tdeq & tweqi & tweq \\
\hline Trap if greater than or equal & tdgei & tdge & twgei & twge \\
\hline Trap if greater than & tdgti & tdgt & twgti & twgt \\
\hline Trap if not less than & tdnli & tdnl & twnli & twnl \\
\hline Trap if not equal & tdnei & tdne & twnei & twne \\
\hline Trap if not greater than & tdngi & tdng & twngi & twng \\
\hline Trap if logically less than & tdllli & tdllt & twllti & twllt \\
\hline Trap if logically less than or equal & tdllei & tdlle & twllei & twlle \\
\hline Trap if logically greater than or equal & tdlgei & tdlge & twlgei & twlge \\
\hline Trap if logically greater than & tdlgti & tdlgt & twlgti & twlgt \\
\hline Trap if logically not less than & tdlnli & tdlnl & twlnli & twInl \\
\hline Trap if logically not greater than & tdlngi & tdlng & twlngi & twlng \\
\hline
\end{tabular}

\section*{Examples}
1. Trap if register \(R x\) is not 0 .
tdnei Rx,0 (equivalent to: tdi 24,Rx,0)
2. Same as (1), but comparison is to register Ry.
tdne \(R x, R y \quad\) (equivalent to: td 24,Rx,Ry)
3. Trap if bits \(32: 63\) of register \(R x\), considered as a 32 -bit quantity, are logically greater than \(0 x 7 F F\).
twigti \(R x, 0 x 7 F F \quad\) (equivalent to: twi \(1, R x, 0 \times 7 F F\) )
4. Trap unconditionally.
trap (equivalent to: tw 31,0,0)
5. Trap unconditionally with immediate parameters \(R x\) and \(R y\)
tdu Rx,Ry (equivalent to: td 31,Rx,Ry)

\section*{D. 7 Rotate and Shift Mnemonics}

The Rotate and Shift instructions provide powerful and general ways to manipulate register contents, but can be difficult to understand. Extended mnemonics are provided that allow some of the simpler operations to be coded easily.

Mnemonics are provided for the following types of operation.
Extract Select a field of \(n\) bits starting at bit position \(b\) in the source register; left or right justify this field in the target register; clear all other bits of the target register to 0 .

Insert Select a left-justified or right-justified field of n bits in the source register; insert this field starting at bit position \(b\) of the target register; leave other bits of the target register unchanged. (No extended mnemonic is provided for insertion of a left-justified field when operating on doublewords, because such an insertion requires more than one instruction.)

Rotate Rotate the contents of a register right or left n bits without masking.
Shift Shift the contents of a register right or left n bits, clearing vacated bits to 0 (logical shift).
Clear Clear the leftmost or rightmost n bits of a register to 0 .
Clear left and shift left
Clear the leftmost \(b\) bits of a register, then shift the register left by \(n\) bits. This operation can be used to scale a (known nonnegative) array index by the width of an element.

\section*{D.7.1 Operations on Doublewords}

All these mnemonics can be coded with a final "." to cause the Rc bit to be set in the underlying instruction.
\begin{tabular}{|c|c|c|}
\hline Operation & Extended Mnemonic & Equivalent to \\
\hline Extract and left justify immediate & extldi ra,rs,n,b ( \(\mathrm{n}>0\) ) & rldicr ra,rs,b,n-1 \\
\hline Extract and right justify immediate & extrdi ra,rs,n,b ( \(n>0\) ) & rldicl ra,rs,b+n,64-n \\
\hline Insert from right immediate & insrdi ra,rs,n,b ( \(\mathrm{n}>0\) ) & rldimi ra,rs,64-(b+n), b \\
\hline Rotate left immediate & rotldi ra,rs,n & rldicl ra,rs,n,0 \\
\hline Rotate right immediate & rotrdi ra,rs,n & rldicl ra,rs,64-n,0 \\
\hline Rotate left & rotld ra,rs,rb & rldcl ra,rs,rb,0 \\
\hline Shift left immediate & sldi ra,rs,n ( n < 64) & rldicr ra,rs,n,63-n \\
\hline Shift right immediate & srdi ra,rs,n ( \(\mathrm{n}<64\) ) & rldicl ra,rs,64-n,n \\
\hline Clear left immediate & clrldi ra,rs, n ( \(\mathrm{n}<64\) ) & rldicl ra,rs, 0 , \(n\) \\
\hline Clear right immediate & clrrdi ra,rs,n ( \(\mathrm{n}<64\) ) & rldicr ra,rs,0,63-n \\
\hline Clear left and shift left immediate & clrlsldi ra,rs,b,n ( \(\mathrm{n}<=\mathrm{b}<64\) ) & rldic ra,rs,n,b-n \\
\hline
\end{tabular}

\section*{Examples}
1. Extract the sign bit (bit 0 ) of register Ry and place the result right-justified into register \(R x\).
\[
\text { extrdi } R x, R y, 1,0 \quad \text { (equivalent to: rldicl } R x, R y, 1,63)
\]
2. Insert the bit extracted in (1) into the sign bit (bit 0) of register Rz.
insrdi \(R z, R x, 1,0 \quad\) (equivalent to: rldimi \(R z, R x, 63,0)\)
3. Shift the contents of register Rx left 8 bits.
sldi \(R x, R x, 8 \quad\) (equivalent to: rldicr \(R x, R x, 8,55\) )
4. Clear the high-order 32 bits of register Ry and place the result into register Rx.
clrldi \(R x, R y, 32 \quad\) (equivalent to: rldicl \(R x, R y, 0,32\) )

\section*{D.7.2 Operations on Words}

All these mnemonics can be coded with a final "." to cause the Rc bit to be set in the underlying instruction. The operations as described above apply to the low-order 32 bits of the registers, as if the registers were 32-bit registers. The Insert operations either preserve the high-order 32 bits of the target register or place rotated data there; the other operations clear these bits.

Table 18: Word rotate and shift mnemonics
\begin{tabular}{|c|c|c|}
\hline Operation & Extended Mnemonic & Equivalent to \\
\hline Extract and left justify immediate & extlwi ra,rs,n,b ( \(\mathrm{n}>0\) ) & rlwinm ra,rs,b,0,n-1 \\
\hline Extract and right justify immediate & extrwi ra,rs,n,b \(\quad(\mathrm{n}>0)\) & rlwinm ra,rs,b+n,32-n,31 \\
\hline Insert from left immediate & inslwi ra,rs,n,b \(\quad(\mathrm{n}>0)\) & rlwimi ra,rs,32-b,b, (b+n)-1 \\
\hline Insert from right immediate & insrwi ra,rs,n,b \(\quad(\mathrm{n}>0)\) & rlwimi ra,rs, \(32-(\mathrm{b}+\mathrm{n}), \mathrm{b},(\mathrm{b}+\mathrm{n})-1\) \\
\hline Rotate left immediate & rotlwi ra,rs,n & rlwinm ra,rs,n,0,31 \\
\hline Rotate right immediate & rotrwi ra,rs,n & rlwinm ra,rs,32-n,0,31 \\
\hline Rotate left & rotlw ra,rs,rb & rlwnm ra,rs,rb,0,31 \\
\hline Shift left immediate & slwi ra,rs,n ( \(\mathrm{n}<32\) ) & rlwinm ra,rs,n,0,31-n \\
\hline Shift right immediate & srwi ra,rs, n ( \(\mathrm{n}<32\) ) & rlwinm ra,rs,32-n,n,31 \\
\hline Clear left immediate & clrlwi ra,rs, \(\mathrm{n} \quad(\mathrm{n}<32)\) & rlwinm ra,rs,0,n,31 \\
\hline Clear right immediate & clrrwi ra,rs, \(\mathrm{n} \quad(\mathrm{n}<32)\) & rlwinm ra,rs, 0,0,31-n \\
\hline Clear left and shift left immediate & clrlslwi ra,rs,b,n \(\quad(\mathrm{n} \leq \mathrm{b}<32)\) & rlwinm ra,rs,n,b-n,31-n \\
\hline
\end{tabular}

\section*{Examples}
1. Extract the sign bit (bit 32) of register Ry and place the result right-justified into register Rx.
extrwi \(R x, R y, 1,0 \quad\) (equivalent to: rlwinm \(R x, R y, 1,31,31\) )
2. Insert the bit extracted in (1) into the sign bit (bit 32) of register Rz.
insrwi \(R z, R x, 1,0 \quad\) (equivalent to: rlwimi \(R z, R x, 31,0,0\) )
3. Shift the contents of register Rx left 8 bits, clearing the high-order 32 bits.
slwi \(R x, R x, 8 \quad\) (equivalent to: rlwinm \(R x, R x, 8,0,23\) )
4. Clear the high-order 16 bits of the low-order 32 bits of register Ry and place the result into register Rx, clearing the high-order 32 bits of register Rx.
clrlwi \(\quad R x, R y, 16 \quad\) (equivalent to: rlwinm \(R x, R y, 0,16,31\) )

\section*{D. 8 Move To/From Special Purpose Register Mnemonics}

The mtspr and mfspr instructions specify a Special Purpose Register (SPR) as a numeric operand. Extended mnemonics are provided that represent the SPR in the mnemonic rather than requiring it to be coded as an operand.

Table 19: Extended mnemonics for moving to/from an SPR
\begin{tabular}{|l|c|c|c|c|}
\hline \multirow{2}{*}{ Special Purpose Register } & \multicolumn{2}{c|}{ Move To SPR } & \multicolumn{2}{c|}{ Move From SPR } \\
\cline { 2 - 5 } & Extended & Equivalent to & Extended & Equivalent to \\
\hline Fixed-Point Exception Register (XER) & \(m t x e r ~ R x\) & \(m t s p r ~ 1, R x\) & \(m f x e r ~ R x\) & \(m f s p r ~ R x, 1\) \\
\hline Link Register (LR) & \(m t l r \quad R x\) & \(m t s p r ~ 8, R x\) & \(m f l r \quad R x\) & \(m f s p r ~ R x, 8\) \\
\hline Count Register (CTR) & \(m t c t r ~ R x\) & \(m t s p r ~ 9, R x\) & \(m f c t r ~ R x\) & \(m f s p r ~ R x, 9\) \\
\hline PPR & \(m t p p r ~ R x\) & \(m t s p r 896, R x\) & \(m f p p r ~ R x\) & \(m f s p r ~ R x, 896\) \\
\hline
\end{tabular}

\section*{Examples}
1. Copy the contents of register \(R x\) to the XER.
mtxer \(R x\) (equivalent to: mtspr 1,Rx)
2. Copy the contents of the LR to register Rx.
mflr Rx (equivalent to: mfspr \(R x, 8\) )
3. Copy the contents of register Rx to the CTR.
\(m t c t r \quad\) (equivalent to: mtspr 9,Rx)

\section*{D. 9 Miscellaneous Mnemonics}

\section*{No-op}

Many Power ISA instructions can be coded in a way such that, effectively, no operation is performed. An extended mnemonic is provided for the preferred form of no-op. If an implementation performs any type of run-time optimization related to no-ops, the preferred form is the no-op that will trigger this.
nop (equivalent to: ori \(0,0,0\) )

\section*{Load Immediate}

The addi and addis instructions can be used to load an immediate value into a register. Extended mnemonics are provided to convey the idea that no addition is being performed but merely data movement (from the immediate field of the instruction to a register).
Load a 16-bit signed immediate value into register Rx.
li Rx,value (equivalent to: addi Rx,0,value)
Load a 16-bit signed immediate value, shifted left by 16 bits, into register Rx.
lis \(\quad R x\),value (equivalent to: addis \(R x, 0\), value)

\section*{Load Address}

This mnemonic permits computing the value of a base-displacement operand, using the addi instruction which normally requires separate register and immediate operands.
la \(\quad R x, D(R y) \quad\) (equivalent to: addi \(R x, R y, D)\)
The la mnemonic is useful for obtaining the address of a variable specified by name, allowing the Assembler to supply the base register number and compute the displacement. If the variable \(v\) is located at offset Dv bytes from the address in register Rv, and the Assembler has been told to use register Rv as a base for references to the data structure containing \(v\), then the following line causes the address of \(v\) to be loaded into register Rx.
la \(\quad\) Rx,v (equivalent to: addi \(R x, R v, D v\) )

\section*{Move Register}

Several Power ISA instructions can be coded in a way such that they simply copy the contents of one register to another. An extended mnemonic is provided to convey the idea that no computation is being performed but merely data movement (from one register to another).
The following instruction copies the contents of register Ry to register Rx. This mnemonic can be coded with a final "." to cause the Rc bit to be set in the underlying instruction.
\[
m r \quad R x, R y \quad \text { (equivalent to: or } \quad R x, R y, R y)
\]

\section*{Complement Register}

Several Power ISA instructions can be coded in a way such that they complement the contents of one register and place the result into another register. An extended mnemonic is provided that allows this operation to be coded easily.
The following instruction complements the contents of register Ry and places the result into register Rx. This mnemonic can be coded with a final "." to cause the Rc bit to be set in the underlying instruction.
not Rx,Ry
(equivalent to: nor \(R x, R y, R y\) )

\section*{Move To/From Condition Register}

This mnemonic permits copying the contents of the low-order 32 bits of a GPR to the Condition Register, using the same style as the mfcr instruction.
mtcr \(R x\) (equivalent to: mtcrf \(0 x F F, R x\) )
The following instructions may generate either the (old) mtcrf or mfcr instructions or the (new) mtocrf or mfocrf instruction, respectively, depending on the target machine type assembler parameter.
\begin{tabular}{ll} 
mtcrf & FXM, Rx \\
mfcr & \(R x\)
\end{tabular}

All three extended mnemonics in this subsection are being phased out. In future assemblers the form "mtcr Rx" may not exist, and the mtcrf and mfcr mnemonics may generate the old form instructions (with bit \(11=0\) ) regardless of the target machine type assembler parameter, or may cease to exist.

\section*{Appendix E. Programming Examples}

\section*{E. 1 Multiple-Precision Shifts}

This section gives examples of how multiple-precision shifts can be programmed.

A multiple-precision shift is defined to be a shift of an N -doubleword quantity (64-bit mode) or an N -word quantity (32-bit mode), where \(\mathrm{N}>1\). The quantity to be shifted is contained in N registers. The shift amount is specified either by an immediate value in the instruction, or by a value in a register.

The examples shown below distinguish between the cases \(N=2\) and \(N>2\). If \(N=2\), the shift amount may be in the range 0 through 127 (64-bit mode) or 0 through 63 (32-bit mode), which are the maximum ranges supported by the Shift instructions used. However if \(\mathrm{N}>2\), the shift amount must be in the range 0 through 63 (64-bit mode) or 0 through 31 (32-bit mode), in order for the examples to yield the desired result. The specific instance shown for \(\mathrm{N}>2\) is \(\mathrm{N}=3\); extending those code sequences to larger N is straightforward, as is reducing
them to the case \(\mathrm{N}=2\) when the more stringent restriction on shift amount is met. For shifts with immediate shift amounts only the case \(\mathrm{N}=3\) is shown, because the more stringent restriction on shift amount is always met.

In the examples it is assumed that GPRs 2 and 3 (and 4) contain the quantity to be shifted, and that the result is to be placed into the same registers, except for the immediate left shifts in 64-bit mode for which the result is placed into GPRs 3,4 , and 5 . In all cases, for both input and result, the lowest-numbered register contains the highest-order part of the data and highest-numbered register contains the lowest-order part. For non-immediate shifts, the shift amount is assumed to be in GPR 6. For immediate shifts, the shift amount is assumed to be greater than 0 . GPRs 0 and 31 are used as scratch registers.

For \(\mathrm{N}>2\), the number of instructions required is \(2 \mathrm{~N}-1\) (immediate shifts) or \(3 \mathrm{~N}-1\) (non-immediate shifts).

\section*{Multiple-precision shifts in 64-bit mode [Category: 64-Bit]}

Shift Left Immediate, \(\mathrm{N}=3\) (shift amnt <64)
\begin{tabular}{ll} 
rldicr & r5,r4,sh,63-sh \\
rldimi & r4,r3,0,sh \\
rldicl & r4,r4,sh,0 \\
rldimi & r3,r2,0,sh \\
rldicl & \(r 3, r 3, s h, 0\)
\end{tabular}

Shift Left, N = 2 (shift amnt < 128)
subfic r31,r6,64
sld r2,r2,r6
srd r0,r3,r31
or \(\quad\) 2,r2,r0
addi r31,r6,-64
sld r0,r3,r31
or \(\quad \mathrm{r} 2, \mathrm{r} 2, \mathrm{rO}\)
sld \(\quad \mathrm{r} 3, \mathrm{r} 3, \mathrm{r} 6\)
Shift Left, N = 3 (shift amnt < 64)
\begin{tabular}{ll} 
subfic & r31,r6,64 \\
sld & r2,r2,r6 \\
srd & r0,r3,r31 \\
or & r2,r2,r0 \\
sld & r3,r3,r6 \\
srd & r0,r4,r31 \\
or & r3,r3,r0 \\
sld & r4,r4,r6
\end{tabular}

Shift Right Immediate, N=3 (shift amnt < 64)
\begin{tabular}{ll} 
rldimi & \(\mathrm{r} 4, \mathrm{r} 3,0,64-\mathrm{sh}\) \\
rldicl & \(\mathrm{r} 4, \mathrm{r} 4,64-\mathrm{sh}, 0\) \\
rldimi & \(\mathrm{r} 3, \mathrm{r} 2,0,64-\mathrm{sh}\) \\
rldicl & \(\mathrm{r} 3, \mathrm{r} 3,64-\mathrm{sh}, 0\) \\
rldicl & \(\mathrm{r} 2, \mathrm{r} 2,64-\mathrm{sh}, \mathrm{sh}\)
\end{tabular}

Shift Right, N = 2 (shift amnt < 128)
\begin{tabular}{ll} 
subfic & r31,r6,64 \\
srd & r3,r3,r6 \\
sld & r0,r2,r31 \\
or & r3,r3,r0 \\
addi & r31,r6,-64 \\
srd & r0,r2,r31 \\
or & r3,r3,r0 \\
srd & r2,r2,r6
\end{tabular}

Shift Right, \(\mathrm{N}=3\) (shift amnt <64)
\begin{tabular}{ll} 
subfic & r31,r6,64 \\
srd & r4,r4,r6 \\
sld & r0,r3,r31 \\
or & r4,r4,r0 \\
srd & r3,r3,r6 \\
sld & r0,r2,r31 \\
or & r3,r3,r0 \\
srd & r2,r2,r6
\end{tabular}

\section*{Multiple-precision shifts in 32-bit mode}

Shift Left Immediate, N=3 (shift amnt < 32)
\begin{tabular}{ll} 
rlwinm & r2,r2,sh,0,31-sh \\
rlwimi & r2,r3,sh,32-sh,31 \\
rlwinm & r3,r3,sh, \(0,31-\) sh \\
rlwimi & r3,r4,sh,32-sh,31 \\
rlwinm & r4, r4,sh, \(0,31-\) sh
\end{tabular}

Shift Left, \(\mathrm{N}=2\) (shift amnt < 64)
subfic r31,r6,32
slw r2,r2,r6
srw r0,r3,r31
or \(\quad \mathrm{r} 2, \mathrm{r} 2, \mathrm{r0}\)
addi r31,r6,-32
slw r0,r3,r31
or \(\quad \mathrm{r} 2, \mathrm{r} 2, \mathrm{r} 0\)
slw \(\quad\) r3,r3,r6
Shift Left, N = 3 (shift amnt < 32)
\begin{tabular}{ll} 
subfic & r31,r6,32 \\
slw & r2,r2,r6 \\
srw & r0,r3,r31 \\
or & r2,r2,r0 \\
slw & r3,r3,r6 \\
srw & r0,r4,r31 \\
or & r3,r3,r0 \\
slw & \(r 4, r 4, r 6\)
\end{tabular}

Shift Right Immediate, N=3 (shift amnt < 32)
\begin{tabular}{ll} 
rlwinm & r4,r4,32-sh,sh,31 \\
rlwimi & r4,r3,32-sh,0,sh-1 \\
rlwinm & r3,r3,32-sh,sh,31 \\
rlwimi & r3,r2,32-sh,0,sh-1 \\
rlwinm & r2,r2,32-sh,sh,31
\end{tabular}

Shift Right, N=2 (shift amnt < 64)
\begin{tabular}{ll} 
subfic & r31,r6,32 \\
srw & r3,r3,r6 \\
slw & r0,r2,r31 \\
or & r3,r3,r0 \\
addi & r31,r6,-32 \\
srw & r0,r2,r31 \\
or & r3,r3,r0 \\
srw & r2,r2,r6
\end{tabular}

Shift Right, \(\mathbf{N}=3\) (shift amnt < 32)
\begin{tabular}{|c|c|}
\hline subfic & r31,r6,32 \\
\hline srw & r4,r4,r6 \\
\hline slw & r0,r3,r31 \\
\hline or & r4,r4,r0 \\
\hline srw & r3,r3, r6 \\
\hline slw & r0,r2,r31 \\
\hline or & r3,r3,r0 \\
\hline srw & r2,r2,r6 \\
\hline
\end{tabular}

\section*{Multiple-precision shifts in 64-bit mode, continued [Category: 64-Bit]}

Shift Right Algebraic Immediate, \(\mathbf{N}=3\) (shift amnt < 64)
rldimi r4,r3,0,64-sh
rldicl r4,r4,64-sh,0
rldimi r3,r2,0,64-sh
rldicl r3,r3,64-sh,0
sradi r2,r2,sh
Shift Right Algebraic, N = 2 (shift amnt < 128)
\begin{tabular}{ll} 
subfic & r31,r6,64 \\
srd & r3,r3,r6 \\
sld & r0,r2,r31 \\
or & r3,r3,r0 \\
addic. & r31,r6,-64 \\
srad & r0,r2,r31 \\
ble & \(\$+8\) \\
ori & r3,r0,0 \\
srad & \(\mathrm{r} 2, r 2, r 6\)
\end{tabular}

Shift Right Algebraic, \(\mathrm{N}=3\) (shift amnt < 64)
\begin{tabular}{ll} 
subfic & \(\mathrm{r} 31, \mathrm{r6}, 64\) \\
srd & \(\mathrm{r} 4, \mathrm{r} 4, \mathrm{r6}\) \\
sld & \(\mathrm{r0}, \mathrm{r} 3, \mathrm{r} 31\) \\
or & \(\mathrm{r} 4, \mathrm{r} 4, \mathrm{r0}\) \\
srd & \(\mathrm{r} 3, \mathrm{r} 3, \mathrm{r} 6\) \\
sid & \(\mathrm{r0}, \mathrm{r2}, \mathrm{r} 31\) \\
or & \(\mathrm{r} 3, \mathrm{r} 3, \mathrm{r0}\) \\
srad & \(\mathrm{r} 2, \mathrm{r} 2, \mathrm{r} 6\)
\end{tabular}

Multiple-precision shifts in 32-bit mode, continued

Shift Right Algebraic Immediate, \(\mathbf{N}=3\) (shift amnt < 32)
\begin{tabular}{ll} 
rlwinm & r4,r4,32-sh,sh,31 \\
rlwimi & r4,r3,32-sh,0,sh-1 \\
rlwinm & r3,r3,32-sh,sh,31 \\
rlwimi & r3,r2,32-sh,0,sh-1 \\
srawi & r2,r2,sh
\end{tabular}

Shift Right Algebraic, \(\mathbf{N =} \mathbf{2}\) (shift amnt < 64)
\begin{tabular}{ll} 
subfic & r31,r6,32 \\
srw & r3,r3,r6 \\
slw & r0,r2,r31 \\
or & r3,r3,r0 \\
addic. & r31,r6,-32 \\
sraw & r0,r2,r31 \\
ble & \(\$+8\) \\
ori & r3,r0,0 \\
sraw & r2,r2,r6
\end{tabular}

Shift Right Algebraic, \(\mathbf{N = 3}\) (shift amnt < 32)
\begin{tabular}{ll} 
subfic & \(\mathrm{r} 31, \mathrm{r6}, 32\) \\
srw & \(\mathrm{r} 4, \mathrm{r} 4, \mathrm{r} 6\) \\
slw & \(\mathrm{r0}, \mathrm{r} 3, \mathrm{r} 31\) \\
or & \(\mathrm{r} 4, \mathrm{r} 4, \mathrm{r0}\) \\
srw & \(\mathrm{r} 3, \mathrm{r} 3, \mathrm{r} 6\) \\
slw & \(\mathrm{r0}, \mathrm{r} 2, \mathrm{r} 31\) \\
or & \(\mathrm{r} 3, \mathrm{r} 3, \mathrm{r0}\) \\
sraw & \(\mathrm{r} 2, \mathrm{r} 2, \mathrm{r} 6\)
\end{tabular}

\section*{E. 2 Floating-Point Conversions [Category: Floating-Point]}

This section gives examples of how the Floating-Point Conversion instructions can be used to perform various conversions.

\section*{E.2.1 Conversion from Floating-Point Number to Floating-Point Integer}

The full convert to floating-point integer function can be implemented with the sequence shown below, assuming the floating-point value to be converted is in FPR 1 and the result is returned in FPR 3.
\begin{tabular}{lll} 
mtfsb0 & 23 & \#clear VXCVI \\
fctid[z] & \(f 3, f 1\) & \#convert to fx int \\
fcfid & \(f 3, f 3\) & \#convert back again \\
mcrfs & 7,5 & \#VXCVI to CR \\
bf & \(31, \$+8\) & \#skip if VXCVI was 0 \\
fmr & \(f 3, f 1\) & \#input was fp int
\end{tabular}

\section*{E.2.2 Conversion from \\ Floating-Point Number to Signed Fixed-Point Integer Doubleword}

The full convert to signed fixed-point integer doubleword function can be implemented with the sequence shown below, assuming the floating-point value to be converted is in FPR 1, the result is returned in GPR 3, and a doubleword at displacement "disp" from the address in GPR 1 can be used as scratch space.
\begin{tabular}{lll} 
fctid[z] & f2,f1 & \#convert to dword int \\
stfd & f2,disp(r1) & \#store float \\
ld & r3,disp(r1) & \#load dword
\end{tabular}

Warning: Some of the examples use the fsel instruction. Care must be taken in using fsel if IEEE compatibility is required, or if the values being tested can be NaNs or infinities; see Section E.3.4, "Notes" on page 336.

\section*{E.2.3 Conversion from Floating-Point Number to Unsigned Fixed-Point Integer Doubleword}

The full convert to unsigned fixed-point integer doubleword function can be implemented with the sequence shown below, assuming the floating-point value to be converted is in FPR 1 , the value 0 is in FPR 0 , the value \(2^{64}-2048\) is in FPR 3, the value \(2^{63}\) is in FPR 4 and GPR 4, the result is returned in GPR 3, and a doubleword at displacement "disp" from the address in GPR 1 can be used as scratch space.
\begin{tabular}{lll} 
fsel & \(f 2, f 1, f 1, f 0\) & \#use 0 if < 0 \\
fsub & \(f 5, f 3, f 1\) & \#use max if > max \\
fsel & \(f 2, f 5, f 2, f 3\) & \\
fsub & \(f 5, f 2, f 4\) & \#subtract \(2^{63}\) \\
fcmpu & \(c r 2, f 2, f 4\) & \#use diff if >= \(2^{63}\) \\
fsel & \(f 2, f 5, f 5, f 2\) & \\
fctid[z] & \(f 2, f 2\) & \#convert to fx int \\
stfd & \(f 2, \operatorname{disp}(r 1)\) & \#store float \\
ld & \(r 3, d i s p(r 1)\) & \#load dword \\
blt & \(c r 2, \$+8\) & \#add \(2^{63}\) if input \\
add & \(r 3, r 3, r 4\) & \(\#\) was \(>=2^{63}\)
\end{tabular}

\section*{E.2.4 Conversion from}

Floating-Point Number to Signed Fixed-Point Integer Word
The full convert to signed fixed-point integer word function can be implemented with the sequence shown below, assuming the floating-point value to be converted is in FPR 1, the result is returned in GPR 3, and a doubleword at displacement "disp" from the address in GPR 1 can be used as scratch space.
\begin{tabular}{lll} 
fctiw[z] & f2,f1 & \#convert to fx int \\
stfd & f2,disp(r1) \(\quad\) \#store float \\
lwa & r3,disp+4(r1) \#load word algebraic
\end{tabular}

\section*{E.2.5 Conversion from \\ Floating-Point Number to Unsigned Fixed-Point Integer Word}

The full convert to unsigned fixed-point integer word function can be implemented with the sequence shown below, assuming the floating-point value to be converted is in FPR 1, the value 0 is in FPR 0 , the value \(2^{32}-1\) is in FPR 3, the result is returned in GPR 3, and a doubleword at displacement "disp" from the address in GPR 1 can be used as scratch space.
```

fsel f2,f1,f1,f0 \#use 0 if < 0
fsub f4,f3,f1 \#use max if > max
fsel f2,f4,f2,f3
fctid[z] f2,f2 \#convert to fx int
stfd f2,disp(r1) \#store float
lwz r3,disp+4(r1) \#load word and zero

```

\section*{E.2.6 Conversion from Signed Fixed-Point Integer Doubleword to Floating-Point Number}

The full convert from signed fixed-point integer doubleword function, using the rounding mode specified by FPSCR \(_{\text {RN }}\), can be implemented with the sequence shown below, assuming the fixed-point value to be converted is in GPR 3, the result is returned in FPR 1, and a doubleword at displacement "disp" from the address in GPR 1 can be used as scratch space.
```

std r3,disp(r1) \#store dword
lfd f1,disp(r1) \#load float
fcfid f1,f1 \#convert to fp int

```

\section*{E.2.7 Conversion from Unsigned Fixed-Point Integer Doubleword to Floating-Point Number}

The full convert from unsigned fixed-point integer doubleword function, using the rounding mode specified by FPSCR \(_{\text {RN }}\), can be implemented with the sequence shown below, assuming the fixed-point value to be converted is in GPR 3, the value \(2^{32}\) is in FPR 4, the result is returned in FPR 1, and two doublewords at displacement "disp" from the address in GPR 1 can be used as scratch space.
```

rldicl r2,r3,32,32 \#isolate high half
rldicl r0,r3,0,32 \#isolate low half
std r2,disp(r1) \#store dword both
std r0,disp+8(r1)
lfd f2,disp(r1) \#load float both
lfd f1,disp+8(r1)
fcfid f2,f2 \#convert each half to
fcfid f1,f1 \# fp int (exact result)
fmadd f1,f4,f2,f1 \#(23)\timeshigh + low

```

An alternative, shorter, sequence can be used if rounding according to FSCPR \(_{\text {RN }}\) is desired and FPSCR \(_{\text {RN }}\) specifies Round toward +Infinity or Round toward -Infinity, or if it is acceptable for the rounded answer to be either of the two representable floating-point integers nearest to the given fixed-point integer. In this case the full convert from unsigned fixed-point integer doubleword function can be implemented with the sequence shown below, assuming the value \(2^{64}\) is in FPR 2.
\begin{tabular}{lll} 
std & r3, disp(r1) & \#store dword \\
lfd & f1,disp(r1) & \#load float \\
fcfid & f1,f1 & \#convert to fp int \\
fadd & \(f 4, f 1, f 2\) & \#add \(2^{64}\) \\
fsel & \(f 1, f 1, f 1, f 4\) & \# if \(r 3<0\)
\end{tabular}

\section*{E.2.8 Conversion from Signed Fixed-Point Integer Word to Float-ing-Point Number}

The full convert from signed fixed-point integer word function can be implemented with the sequence shown below, assuming the fixed-point value to be converted is in GPR 3, the result is returned in FPR 1, and a doubleword at displacement "disp" from the address in GPR 1 can be used as scratch space. (The result is exact.)
\begin{tabular}{lll} 
extsw & \(r 3, r 3\) & \#extend sign \\
std & r3,disp(r1) & \#store dword \\
lfd & \(f 1, \operatorname{disp}(r 1)\) & \#load float \\
fcfid & \(f 1, f 1\) & \#convert to fp int
\end{tabular}

\section*{E.2.9 Conversion from Unsigned Fixed-Point Integer Word to Float-ing-Point Number}

The full convert from unsigned fixed-point integer word function can be implemented with the sequence shown below, assuming the fixed-point value to be converted is in GPR 3, the result is returned in FPR 1, and a doubleword at displacement "disp" from the address in GPR 1 can be used as scratch space. (The result is exact.)
\begin{tabular}{lll} 
rldicl & \(r 0, r 3,0,32\) & \#zero-extend \\
std & r0,disp(r1) & \#store dword \\
lfd & \(f 1, \operatorname{disp}(r 1)\) & \#load float \\
fcfid & \(f 1, f 1\) & \#convert to fp int
\end{tabular}

\section*{E. 3 Floating-Point Selection [Category: Floating-Point]}

This section gives examples of how the Floating Select instruction can be used to implement floating-point minimum and maximum functions, and certain simple forms of if-then-else constructions, without branching.

The examples show program fragments in an imaginary, C-like, high-level programming language, and the corresponding program fragment using fsel and other Power ISA instructions. In the examples, a, b, x, y, and \(z\) are floating-point variables, which are assumed to be
in FPRs fa, fb, fx, fy, and fz. FPR fs is assumed to be available for scratch space.

Additional examples can be found in Section E.2, "Floating-Point Conversions [Category: Floating-Point]" on page 334.
Warning: Care must be taken in using fsel if IEEE compatibility is required, or if the values being tested can be NaNs or infinities; see Section E.3.4.

\section*{E.3.4 Notes}

The following Notes apply to the preceding examples and to the corresponding cases using the other three arithmetic relations ( \(<, \leq\), and \(\neq\) ). They should also be considered when any other use of \(\boldsymbol{f s e l}\) is contemplated.

In these Notes, the "optimized program" is the Power ISA program shown, and the "unoptimized program" (not shown) is the corresponding Power ISA program that uses fcmpu and Branch Conditional instructions instead of \(\boldsymbol{f s e l}\).
1. The unoptimized program affects the VXSNAN bit of the FPSCR, and therefore may cause the system error handler to be invoked if the corresponding exception is enabled, while the optimized program does not affect this bit. This property of the optimized program is incompatible with the IEEE standard.
2. The optimized program gives the incorrect result if a is a NaN .
3. The optimized program gives the incorrect result if a and/or b is a NaN (except that it may give the correct result in some cases for the minimum and maximum functions, depending on how those functions are defined to operate on NaNs ).
4. The optimized program gives the incorrect result if \(a\) and \(b\) are infinities of the same sign. (Here it is assumed that Invalid Operation Exceptions are disabled, in which case the result of the subtraction is a NaN . The analysis is more complicated if Invalid Operation Exceptions are enabled, because in that case the target register of the subtraction is unchanged.)
5. The optimized program affects the OX, UX, XX, and VXISI bits of the FPSCR, and therefore may cause the system error handler to be invoked if the corresponding exceptions are enabled, while the unoptimized program does not affect these bits. This property of the optimized program is incompatible with the IEEE standard.

\section*{E. 4 Vector Unaligned Storage Operations [Category: Vector]}

\section*{E.4.1 Loading a Unaligned Quadword Using Permute from \\ Big-Endian Storage}

The following sequence of instructions copies the unaligned quadword storage operand into VRT.
\# Assumptions:
\# Rb != 0 and contents of \(\mathrm{Rb}=0 x B\)
lvx Vhi,0,Rb \# load MSQ
lvsl \(\mathrm{Vp}, 0, \mathrm{Rb}\) \# set permute control vector
addi \(\mathrm{Rb}, \mathrm{Rb}, 16 \quad \#\) address of LSQ
lvx Vlo,0,Rb \# load LSQ
perm Vt,Vhi,Vlo,Vp\# align the data

\section*{Book II:}

Power ISA Virtual Environment Architecture

\section*{Chapter 1. Storage Model}
1.1 Definitions ..... 341
1.2 Introduction ..... 342
1.3 Virtual Storage ..... 342
1.4 Single-copy Atomicity ..... 343
1.5 Cache Model ..... 343
1.6 Storage Control Attributes ..... 344
1.6.1 Write Through Required ..... 344
1.6.2 Caching Inhibited ..... 344
1.6.3 Memory Coherence Required [Cate- ..... 345
1.6.4 Guarded ..... 345
1.6.5 Endianness [Category: Embed- ded.Little-Endian] ..... 346
1.6.6 Variable Length Encoded (VLE)
Instructions ..... 346
1.7 Shared Storage ..... 347
1.7.1 Storage Access Ordering ..... 347
1.7.2 Storage Ordering of I/O Accesses
349
1.7.3 Atomic Update ..... 349
1.7.3.1 Reservations ..... 349
1.7.3.2 Forward Progress ..... 351
1.8 Instruction Storage ..... 351
1.8.1 Concurrent Modification and Execu- tion of Instructions ..... 353

\subsection*{1.1 Definitions}

The following definitions, in addition to those specified in Book I, are used in this Book. In these definitions, "Load instruction" includes the Cache Management and other instructions that are stated in the instruction descriptions to be "treated as a Load", and similarly for "Store instruction".
- processor

A hardware component that executes the instructions specified in a program.
- system

A combination of processors, storage, and associated mechanisms that is capable of executing programs. Sometimes the reference to system includes services provided by the operating system.
- main storage

The level of storage hierarchy in which all storage state is visible to all processors and mechanisms in the system.
- instruction storage

The view of storage as seen by the mechanism that fetches instructions.
- data storage

The view of storage as seen by a Load or Store instruction.

\section*{- program order}

The execution of instructions in the order required by the sequential execution model. (See the section entitled "Instruction Execution Order" in Book I. A dcbz instruction that modifies storage which contains instructions has the same effect with respect to the sequential execution model as a Store instruction as described there.)

■ storage location
A contiguous sequence of one or more bytes in storage. When used in association with a specific instruction or the instruction fetching mechanism, the length of the sequence of one or more bytes is typically implied by the operation. In other uses, it may refer more abstractly to a group of bytes which share common storage attributes.
- storage access

An access to a storage location. There are three (mutually exclusive) kinds of storage access.

\section*{- data access}

An access to the storage location specified by a Load or Store instruction, or, if the access is performed "out-of-order" (see Book III), an access to a storage location as if it were the storage location specified by a Load or Store instruction.

\section*{- instruction fetch}

An access for the purpose of fetching an instruction.
- implicit access

An access by the processor for the purpose of address translation or reference and change recording (see Book III-S).

\section*{- caused by, associated with}
- caused by

A storage access is said to be caused by an instruction if the instruction is a Load or Store and the access (data access) is to the storage location specified by the instruction.

\section*{- associated with}

A storage access is said to be associated with an instruction if the access is for the purpose of fetching the instruction (instruction fetch), or is a data access caused by the instruction, or is an implicit access that occurs as a side effect of fetching or executing the instruction.

\section*{■ prefetched instructions}

Instructions for which a copy of the instruction has been fetched from instruction storage, but the instruction has not yet been executed.

\section*{■ uniprocessor}

A system that contains one processor.
- multiprocessor

A system that contains two or more processors.

\section*{- shared storage multiprocessor}

A multiprocessor that contains some common storage, which all the processors in the system can access.

\section*{- performed}

A load or instruction fetch by a processor or mechanism ( P 1 ) is performed with respect to any processor or mechanism (P2) when the value to be returned by the load or instruction fetch can no longer be changed by a store by P2. A store by P1 is performed with respect to P2 when a load by P2 from the location accessed by the store will return the value stored (or a value stored subsequently). An instruction cache block invalidation by P1 is performed with respect to P2 when an instruction fetch by P2 will not be satisfied from the copy of the block that existed in its instruction cache when the instruction causing the invalidation was executed, and similarly for a data cache block invalidation.

The preceding definitions apply regardless of whether P1 and P2 are the same entity.

\section*{■ page (virtual page)}
\(2^{n}\) contiguous bytes of storage aligned such that the effective address of the first byte in the page is an integral multiple of the page size for which protection and control attributes are independently specifiable and for which reference and change status <S> are independently recorded.
- block

The aligned unit of storage operated on by the Cache Management instructions. The size of an instruction cache block may differ from the size of a data cache block, and both sizes may vary between implementations. The maximum block size is equal to the minimum page size.
- aligned storage access

A load or store is aligned if the address of the target storage location is a multiple of the size of the transfer effected by the instruction.

\subsection*{1.2 Introduction}

The Power ISA User Instruction Set Architecture, discussed in Book I, defines storage as a linear array of bytes indexed from 0 to a maximum of \(2^{64}-1\). Each byte is identified by its index, called its address, and each byte contains a value. This information is sufficient to allow the programming of applications that require no special features of any particular system environment. The Power ISA Virtual Environment Architecture, described herein, expands this simple storage model to include caches, virtual storage, and shared storage multiprocessors. The Power ISA Virtual Environment Architecture, in conjunction with services based on the Power ISA Operating Environment Architecture (see Book III) and provided by the operating system, permits explicit control of this expanded storage model. A simple model for sequential execution allows at most one storage access to be performed at a time and requires that all storage accesses appear to be performed in program order. In contrast to this simple model, the Power ISA specifies a relaxed model of storage consistency. In a multiprocessor system that allows multiple copies of a storage location, aggressive implementations of the architecture can permit intervals of time during which different copies of a storage location have different values. This chapter describes features of the Power ISA that enable programmers to write correct programs for this storage model.

\subsection*{1.3 Virtual Storage}

The Power ISA system implements a virtual storage model for applications. This means that a combination of hardware and software can present a storage model that allows applications to exist within a "virtual" address space larger than either the effective address space or the real address space.

Each program can access \(2^{64}\) bytes of "effective address" (EA) space, subject to limitations imposed by the operating system. In a typical Power ISA system, each program's EA space is a subset of a larger "virtual address" (VA) space managed by the operating system.

Each effective address is translated to a real address (i.e., to an address of a byte in real storage or on an I/O device) before being used to access storage. The hardware accomplishes this, using the address translation mechanism described in Book III. The operating system manages the real (physical) storage resources of the system, by setting up the tables and other information used by the hardware address translation mechanism.

In general, real storage may not be large enough to map all the virtual pages used by the currently active applications. With support provided by hardware, the operating system can attempt to use the available real pages to map a sufficient set of virtual pages of the applications. If a sufficient set is maintained, "paging" activity is minimized. If not, performance degradation is likely.

The operating system can support restricted access to virtual pages (including read/write, read only, and no access; see Book III), based on system standards (e.g., program code might be read only) and application requests.

\subsection*{1.4 Single-copy Atomicity}

An access is single-copy atomic, or simply atomic, if it is always performed in its entirety with no visible fragmentation. Atomic accesses are thus serialized: each happens in its entirety in some order, even when that order is not specified in the program or enforced between processors.
Vector storage accesses are not guaranteed to be atomic. The following other types of single-register accesses are always atomic:
- byte accesses (all bytes are aligned on byte boundaries)
- halfword accesses aligned on halfword boundaries
- word accesses aligned on word boundaries

■ doubleword accesses aligned on doubleword boundaries (64-bit implementations only; see Section 1.2 of Book III-E<E>)
No other accesses are guaranteed to be atomic. For example, the access caused by the following instructions is not guaranteed to be atomic.
■ any Load or Store instruction for which the operand is unaligned
■ Imw, stmw, Iswi, Iswx, stswi, stswx
■ any Cache Management instruction

An access that is not atomic is performed as a set of smaller disjoint atomic accesses. The number and alignment of these accesses are implementationdependent, as is the relative order in which they are performed.

The results for several combinations of loads and stores to the same or overlapping locations are described below.
1. When two processors execute atomic stores to locations that do not overlap, and no other stores are performed to those locations, the contents of those locations are the same as if the two stores were performed by a single processor.
2. When two processors execute atomic stores to the same storage location, and no other store is performed to that location, the contents of that location are the result stored by one of the processors.
3. When two processors execute stores that have the same target location and are not guaranteed to be atomic, and no other store is performed to that location, the result is some combination of the bytes stored by both processors.
4. When two processors execute stores to overlapping locations, and no other store is performed to those locations, the result is some combination of the bytes stored by the processors to the overlapping bytes. The portions of the locations that do not overlap contain the bytes stored by the processor storing to the location.
5. When a processor executes an atomic store to a location, a second processor executes an atomic load from that location, and no other store is performed to that location, the value returned by the load is the contents of the location before the store or the contents of the location after the store.
6. When a load and a store with the same target location can be executed simultaneously, and no other store is performed to that location, the value returned by the load is some combination of the contents of the location before the store and the contents of the location after the store.

\subsection*{1.5 Cache Model}

A cache model in which there is one cache for instructions and another cache for data is called a "Harvardstyle" cache. This is the model assumed by the Power ISA, e.g., in the descriptions of the Cache Management instructions in Section 3.2. Alternative cache models may be implemented (e.g., a "combined cache" model, in which a single cache is used for both instructions and data, or a model in which there are several levels of caches), but they support the programming model implied by a Harvard-style cache.

The processor is not required to maintain copies of storage locations in the instruction cache consistent with modifications to those storage locations (e.g., modifications caused by Store instructions).

A location in the data cache is considered to be modified in that cache if the location has been modified (e.g., by a Store instruction) and the modified data have not been written to main storage.

Cache Management instructions are provided so that programs can manage the caches when needed. For example, program management of the caches is needed when a program generates or modifies code that will be executed (i.e., when the program modifies data in storage and then attempts to execute the modified data as instructions). The Cache Management instructions are also useful in optimizing the use of memory bandwidth in such applications as graphics and numerically intensive computing. The functions performed by these instructions depend on the storage control attributes associated with the specified storage location (see Section 1.6, "Storage Control Attributes").
The Cache Management instructions allow the program to do the following.
- invalidate the copy of storage in an instruction cache block (icbi)
- <E> provide a hint that an instruction will probably soon be accessed from a specified instruction cache block (icbt)
- provide a hint that the program will probably soon access a specified data cache block (dcbt, dcbtst)
- <E> allocate a data cache block and set the contents of that block to zeros, but perform no operation if no write access is allowed to the data cache block (dcba)
- set the contents of a data cache block to zeros (dcbz)
- copy the contents of a modified data cache block to main storage (dcbst)
- copy the contents of a modified data cache block to main storage and make the copy of the block in the data cache invalid (dcbf or dcbfl<S>)

\subsection*{1.6 Storage Control Attributes}

Some operating systems may provide a means to allow programs to specify the storage control attributes described in this section. Because the support provided for these attributes by the operating system may vary between systems, the details of the specific system being used must be known before these attributes can be used.

Storage control attributes are associated with units of storage that are multiples of the page size. Each storage access is performed according to the storage control attributes of the specified storage location, as
described below. The storage control attributes are the following.
- Write Through Required
- Caching Inhibited
- Memory Coherence Required
- Guarded
- Endianness<E>

These attributes have meaning only when an effective address is translated by the processor performing the storage access.
<E> Additional storage control attributes may be defined for some implementations. See Section 4.8 of Book III-E for additional information.

\section*{Programming Note}

The Write Through Required and Caching Inhibited attributes are mutually exclusive because, as described below, the Write Through Required attribute permits the storage location to be in the data cache while the Caching Inhibited attribute does not.

Storage that is Write Through Required or Caching Inhibited is not intended to be used for general-purpose programming. For example, the Iwarx, Idarx, stwcx., and stdcx. instructions may cause the system data storage error handler to be invoked if they specify a location in storage having either of these attributes.

In the remainder of this section, "Load instruction" includes the Cache Management and other instructions that are stated in the instruction descriptions to be "treated as a Load", and similarly for "Store instruction".

\subsection*{1.6.1 Write Through Required}

A store to a Write Through Required storage location is performed in main storage. A Store instruction that specifies a location in Write Through Required storage may cause additional locations in main storage to be accessed. If a copy of the block containing the specified location is retained in the data cache, the store is also performed in the data cache. The store does not cause the block to be considered to be modified in the data cache.

In general, accesses caused by separate Store instructions that specify locations in Write Through Required storage may be combined into one access. Such combining does not occur if the Store instructions are separated by a sync, eieio<S>, or mbar<E> instruction.

\subsection*{1.6.2 Caching Inhibited}

An access to a Caching Inhibited storage location is performed in main storage. A Load instruction that specifies a location in Caching Inhibited storage may
cause additional locations in main storage to be accessed unless the specified location is also Guarded. An instruction fetch from Caching Inhibited storage may cause additional words in main storage to be accessed. No copy of the accessed locations is placed into the caches.

In general, non-overlapping accesses caused by separate Load instructions that specify locations in Caching Inhibited storage may be combined into one access, as may non-overlapping accesses caused by separate Store instructions that specify locations in Caching Inhibited storage. Such combining does not occur if the Load or Store instructions are separated by a sync or \(\boldsymbol{m b a r}<\mathrm{E}>\) instruction, or by an eieio<S> instruction if the storage is also Guarded.

\subsection*{1.6.3 Memory Coherence Required [Category: Memory Coherence]}

An access to a Memory Coherence Required storage location is performed coherently, as follows.
Memory coherence refers to the ordering of stores to a single location. Atomic stores to a given location are coherent if they are serialized in some order, and no processor or mechanism is able to observe any subset of those stores as occurring in a conflicting order. This serialization order is an abstract sequence of values; the physical storage location need not assume each of the values written to it. For example, a processor may update a location several times before the value is written to physical storage. The result of a store operation is not available to every processor or mechanism at the same instant, and it may be that a processor or mechanism observes only some of the values that are written to a location. However, when a location is accessed atomically and coherently by all processors and mechanisms, the sequence of values loaded from the location by any processor or mechanism during any interval of time forms a subsequence of the sequence of values that the location logically held during that interval. That is, a processor or mechanism can never load a "newer" value first and then, later, load an "older" value.

Memory coherence is managed in blocks called coherence blocks. Their size is implementation-dependent, but is larger than a word and is usually the size of a cache block.

For storage that is not Memory Coherence Required, software must explicitly manage memory coherence to the extent required by program correctness. The operations required to do this may be system-dependent.
Because the Memory Coherence Required attribute for a given storage location is of little use unless all processors that access the location do so coherently, in statements about Memory Coherence Required storage elsewhere in this document it is generally assumed that
the storage has the Memory Coherence Required attribute for all processors that access it.

\section*{Programming Note}

Operating systems that allow programs to request that storage not be Memory Coherence Required should provide services to assist in managing memory coherence for such storage, including all system-dependent aspects thereof.
In most systems the default is that all storage is Memory Coherence Required. For some applications in some systems, software management of coherence may yield better performance. In such cases, a program can request that a given unit of storage not be Memory Coherence Required, and can manage the coherence of that storage by using the sync instruction, the Cache Management instructions, and services provided by the operating system.

\subsection*{1.6.4 Guarded}

A data access to a Guarded storage location is performed only if either (a) the access is caused by an instruction that is known to be required by the sequential execution model, or (b) the access is a load and the storage location is already in a cache. If the storage is also Caching Inhibited, only the storage location specified by the instruction is accessed; otherwise any storage location in the cache block containing the specified storage location may be accessed.

For the Server environment, instructions are not fetched from virtual storage that is Guarded. If the instruction addressed by the current instruction address is in such storage, the system instruction storage error handler may be invoked (see Section 6.5.5 of Book III-S).

\section*{Programming Note}

In some implementations, instructions may be executed before they are known to be required by the sequential execution model. Because the results of instructions executed in this manner are discarded if it is later determined that those instructions would not have been executed in the sequential execution model, this behavior does not affect most programs.

This behavior does affect programs that access storage locations that are not "well-behaved" (e.g., a storage location that represents a control register on an I/O device that, when accessed, causes the device to perform an operation). To avoid unintended results, programs that access such storage locations should request that the storage be Guarded, and should prevent such storage locations from being in a cache (e.g., by requesting that the storage also be Caching Inhibited).

\subsection*{1.6.5 Endianness [Category: Embedded.Little-Endian]}

The Endianness storage control attribute specifies the byte ordering (Big-Endian or Little-Endian) that is used when the storage location is accessed; see Section 1.10 of Book I.

\subsection*{1.6.6 Variable Length Encoded (VLE) Instructions}

VLE storage is used to store VLE instructions. Instructions fetched from VLE storage are processed as VLE instructions. VLE storage must also be Big-Endian. Instructions fetched from VLE storage that is LittleEndian cause a Byte-ordering exception, and the system instruction storage error handler will be invoked.
The VLE attribute has no effect on data accesses. See Chapter 1 of Book VLE.

\subsection*{1.7 Shared Storage}

This architecture supports the sharing of storage between programs, between different instances of the same program, and between processors and other mechanisms. It also supports access to a storage location by one or more programs using different effective addresses. All these cases are considered storage sharing. Storage is shared in blocks that are an integral number of pages.

When the same storage location has different effective addresses, the addresses are said to be aliases. Each application can be granted separate access privileges to aliased pages.

\subsection*{1.7.1 Storage Access Ordering}

The storage model for the ordering of storage accesses is weakly consistent. This model provides an opportunity for improved performance over a model that has stronger consistency rules, but places the responsibility on the program to ensure that ordering or synchronization instructions are properly placed when storage is shared by two or more programs.

The order in which the processor performs storage accesses, the order in which those accesses are performed with respect to another processor or mechanism, and the order in which those accesses are performed in main storage may all be different. Several means of enforcing an ordering of storage accesses are provided to allow programs to share storage with other programs, or with mechanisms such as I/O devices. These means are listed below. The phrase "to the extent required by the associated Memory Coherence Required attributes" refers to the Memory Coherence Required attribute, if any, associated with each access.

■ If two Store instructions specify storage locations that are both Caching Inhibited and Guarded, the corresponding storage accesses are performed in program order with respect to any processor or mechanism.
- If a Load instruction depends on the value returned by a preceding Load instruction (because the value is used to compute the effective address specified by the second Load), the corresponding storage accesses are performed in program order with respect to any processor or mechanism to the extent required by the associated Memory Coherence Required attributes. This applies even if the dependency has no effect on program logic (e.g., the value returned by the first Load is ANDed with zero and then added to the effective address specified by the second Load).

■ When a processor (P1) executes a Synchronize, eieio<S>, or mbar<E> instruction a memory barrier is created, which orders applicable storage
accesses pairwise, as follows. Let \(A\) be a set of storage accesses that includes all storage accesses associated with instructions preceding the barrier-creating instruction, and let \(B\) be a set of storage accesses that includes all storage accesses associated with instructions following the barrier-creating instruction. For each applicable pair \(a_{i}, b_{j}\) of storage accesses such that \(a_{i}\) is in \(A\) and \(b_{j}\) is in \(B\), the memory barrier ensures that \(a_{i}\) will be performed with respect to any processor or mechanism, to the extent required by the associated Memory Coherence Required attributes, before \(b_{j}\) is performed with respect to that processor or mechanism.

The ordering done by a memory barrier is said to be "cumulative" if it also orders storage accesses that are performed by processors and mechanisms other than P1, as follows.
- A includes all applicable storage accesses by any such processor or mechanism that have been performed with respect to P1 before the memory barrier is created.
- B includes all applicable storage accesses by any such processor or mechanism that are performed after a Load instruction executed by that processor or mechanism has returned the value stored by a store that is in B.

No ordering should be assumed among the storage accesses caused by a single instruction (i.e, by an instruction for which the access is not atomic), and no means are provided for controlling that order.

\section*{Programming Note}

Because stores cannot be performed "out-of-order" (see Book III), if a Store instruction depends on the value returned by a preceding Load instruction (because the value returned by the Load is used to compute either the effective address specified by the Store or the value to be stored), the corresponding storage accesses are performed in program order. The same applies if whether the Store instruction is executed depends on a conditional Branch instruction that in turn depends on the value returned by a preceding Load instruction.
Because an isync instruction prevents the execution of instructions following the isync until instructions preceding the isync have completed, if an isync follows a conditional Branch instruction that depends on the value returned by a preceding Load instruction, the load on which the Branch depends is performed before any loads caused by instructions following the isync. This applies even if the effects of the "dependency" are independent of the value loaded (e.g., the value is compared to itself and the Branch tests the EQ bit in the selected CR field), and even if the branch target is the sequentially next instruction.
With the exception of the cases described above and earlier in this section, data dependencies and control dependencies do not order storage accesses. Examples include the following.
- If a Load instruction specifies the same storage location as a preceding Store instruction and the location is in storage that is not Caching Inhibited, the load may be satisfied from a "store queue" (a buffer into which the processor places stored values before presenting them to the storage subsystem), and not be visible to other processors and mechanisms. A consequence is that if a subsequent Store depends on the value returned by the Load, the two stores need not be performed in program order with respect to other processors and mechanisms.
- Because a Store Conditional instruction may complete before its store has been performed, a conditional Branch instruction that depends on the CRO value set by a Store Conditional instruction does
not order the Store Conditiona/'s store with respect to storage accesses caused by instructions that follow the Branch.
- Because processors may predict branch target addresses and branch condition resolution, control dependencies (e.g., branches) do not order storage accesses except as described above. For example, when a subroutine returns to its caller the return address may be predicted, with the result that loads caused by instructions at or after the return address may be performed before the load that obtains the return address is performed.

Because processors may implement nonarchitected duplicates of architected resources (e.g., GPRs, CR fields, and the Link Register), resource dependencies (e.g., specification of the same target register for two Load instructions) do not order storage accesses.

Examples of correct uses of dependencies, sync, Iwsync<S>, eieio<S>, and mbar<E> to order storage accesses can be found in Appendix B. "Programming Examples for Sharing Storage" on page 385.
Because the storage model is weakly consistent, the sequential execution model as applied to instructions that cause storage accesses guarantees only that those accesses appear to be performed in program order with respect to the processor executing the instructions. For example, an instruction may complete, and subsequent instructions may be executed, before storage accesses caused by the first instruction have been performed. However, for a sequence of atomic accesses to the same storage location, if the location is in storage that is Memory Coherence Required the definition of coherence guarantees that the accesses are performed in program order with respect to any processor or mechanism that accesses the location coherently, and similarly if the location is in storage that is Caching Inhibited.
Because accesses to storage that is Caching Inhibited are performed in main storage, memory barriers and dependencies on Load instructions order such accesses with respect to any processor or mechanism even if the storage is not Memory Coherence Required.

\section*{Programming Note}

The first example below illustrates cumulative ordering of storage accesses preceding a memory barrier, and the second illustrates cumulative ordering of storage accesses following a memory barrier. Assume that locations \(\mathrm{X}, \mathrm{Y}\), and Z initially contain the value 0 .

\section*{Example 1:}

Processor A: stores the value 1 to location \(X\)

Processor B:
loads from location X obtaining the value 1, executes a sync instruction, then stores the value 2 to location \(Y\)

Processor C:
loads from location Y obtaining the value 2, executes a sync instruction, then loads from location \(X\)

\section*{Example 2:}

Processor A:
stores the value 1 to location X, executes a sync instruction, then stores the value 2 to location Y

Processor B:
loops loading from location \(Y\) until the value 2 is obtained, then stores the value 3 to location Z

Processor C:
loads from location \(Z\) obtaining the value 3, executes a sync instruction, then loads from location X

In both cases, cumulative ordering dictates that the value loaded from location X by processor C is 1 .

\subsection*{1.7.2 Storage Ordering of I/O Accesses}

A "coherence domain" consists of all processors and all interfaces to main storage. Memory reads and writes initiated by mechanisms outside the coherence domain are performed within the coherence domain in the order in which they enter the coherence domain and are performed as coherent accesses.

\subsection*{1.7.3 Atomic Update}

The Load And Reserve and Store Conditional instructions together permit atomic update of a shared storage location. There are word and doubleword forms of each of these instructions. Described here is the operation of the word forms Iwarx and stwcx.; operation of
the doubleword forms Idarx and stdcx. is the same except for obvious substitutions.

The Iwarx instruction is a load from a word-aligned location that has two side effects. Both of these side effects occur at the same time that the load is performed.
1. A reservation for a subsequent stwcx. instruction is created.
2. The memory coherence mechanism is notified that a reservation exists for the storage location specified by the Iwarx.

The stwcx. instruction is a store to a word-aligned location that is conditioned on the existence of the reservation created by the Iwarx and on whether the same storage location is specified by both instructions. To emulate an atomic operation with these instructions, it is necessary that both the Iwarx and the stwcx. specify the same storage location.

A stwcx. performs a store to the target storage location only if the storage location specified by the Iwarx that established the reservation has not been stored into by another processor or mechanism since the reservation was created. If the storage locations specified by the two instructions differ, the store is not necessarily performed.

A stwcx. that performs its store is said to "succeed".
Examples of the use of Iwarx and stwcx. are given in Appendix B. "Programming Examples for Sharing Storage" on page 385.

A successful stwcx. to a given location may complete before its store has been performed with respect to other processors and mechanisms. As a result, a subsequent load or Iwarx from the given location by another processor may return a "stale" value. However, a subsequent Iwarx from the given location by the other processor followed by a successful stwcx. by that processor is guaranteed to have returned the value stored by the first processor's stwcx. (in the absence of other stores to the given location).

\section*{Programming Note}

The store caused by a successful stwcx. is ordered, by a dependence on the reservation, with respect to the load caused by the Iwarx that established the reservation, such that the two storage accesses are performed in program order with respect to any processor or mechanism.

\subsection*{1.7.3.1 Reservations}

The ability to emulate an atomic operation using Iwarx and stwcx. is based on the conditional behavior of stwcx., the reservation created by Iwarx, and the clearing of that reservation if the target location is mod-
ified by another processor or mechanism before the stwcx. performs its store.

A reservation is held on an aligned unit of real storage called a reservation granule. The size of the reservation granule is \(2^{n}\) bytes, where n is implementation-dependent but is always at least 4 (thus the minimum reservation granule size is a quadword). The reservation granule associated with effective address EA contains the real address to which EA maps. ("real_addr(EA)" in the RTL for the Load And Reserve and Store Conditional instructions stands for "real address to which EA maps".)

A processor has at most one reservation at any time. A reservation is established by executing a Iwarx or Idarx instruction, and is lost (or may be lost, in the case of the third, fifth, sixth and seventh item) if any of the following occur.
1. The processor holding the reservation executes another Iwarx or Idarx: this clears the first reservation and establishes a new one.
2. The processor holding the reservation executes any stwcx. or stdcx., regardless of whether the specified address matches the address specified by the Iwarx or Idarx that established the reservation.
3. The processor holding the reservation executes a dcbf or dcbfl<S> to the reservation granule: whether the reservation is lost is undefined.
4. Some other processor executes a Store or dcbz to the same reservation granule.
5. Some other processor executes a dcbtst, dcbst, dcbf (but not \(d c b f l<S>\) ) to the same reservation granule: whether the reservation is lost is undefined.
6. <E> Some other processor executes a dcba to the same reservation granule: the reservation is lost if the instruction causes the target block to be newly established in a data cache or to be modified; otherwise whether the reservation is lost is undefined.
7. Any processor modifies a Reference or Change bit (see Book III-S) in the same reservation granule: whether the reservation is lost is undefined.
8. Some mechanism other than a processor modifies a storage location in the same reservation granule.

For the Server environment, interrupts (see Book III-S) do not clear reservations (however, system software invoked by interrupts may clear reservations); for the Embedded environment, interrupts do not necessarily clear reservations (see Book III-E).

\section*{Programming Note}

One use of Iwarx and stwcx. is to emulate a "Compare and Swap" primitive like that provided by the IBM System/370 Compare and Swap instruction; see Section B.1, "Atomic Update Primitives" on page 385. A System/370-style Compare and Swap checks only that the old and current values of the word being tested are equal, with the result that programs that use such a Compare and Swap to control a shared resource can err if the word has been modified and the old value subsequently restored. The combination of Iwarx and stwcx. improves on such a Compare and Swap, because the reservation reliably binds the Iwarx and stwcx. together. The reservation is always lost if the word is modified by another processor or mechanism between the Iwarx and stwcx., so the stwcx. never succeeds unless the word has not been stored into (by another processor or mechanism) since the Iwarx.

\section*{Programming Note}

In general, programming conventions must ensure that Iwarx and stwcx. specify addresses that match; a stwcx. should be paired with a specific Iwarx to the same storage location. Situations in which a stwcx. may erroneously be issued after some Iwarx other than that with which it is intended to be paired must be scrupulously avoided. For example, there must not be a context switch in which the processor holds a reservation in behalf of the old context, and the new context resumes after a Iwarx and before the paired stwcx.. The stwcx. in the new context might succeed, which is not what was intended by the programmer. Such a situation must be prevented by executing a stwcx. or stdcx. that specifies a dummy writable aligned location as part of the context switch; see Section 6.4.3 of Book III-S and Section 5.5 of Book III-E.

\section*{Programming Note}

Because the reservation is lost if another processor stores anywhere in the reservation granule, lock words (or doublewords) should be allocated such that few such stores occur, other than perhaps to the lock word itself. (Stores by other processors to the lock word result from contention for the lock, and are an expected consequence of using locks to control access to shared storage; stores to other locations in the reservation granule can cause needless reservation loss.) Such allocation can most easily be accomplished by allocating an entire reservation granule for the lock and wasting all but one word. Because reservation granule size is implementation-dependent, portable code must do such allocation dynamically.

Similar considerations apply to other data that are shared directly using Iwarx and stwcx. (e.g., pointers in certain linked lists; see Section B.3, "List Insertion" on page 389).

\subsection*{1.7.3.2 Forward Progress}

Forward progress in loops that use Iwarx and stwcx. is achieved by a cooperative effort among hardware, system software, and application software.
The architecture guarantees that when a processor executes a Iwarx to obtain a reservation for location \(X\) and then a stwcx. to store a value to location X , either
1. the stwcx. succeeds and the value is written to location \(X\), or
2. the stwcx. fails because some other processor or mechanism modified location X, or
3. the stwcx. fails because the processor's reservation was lost for some other reason.

In Cases 1 and 2, the system as a whole makes progress in the sense that some processor successfully modifies location X . Case 3 covers reservation loss required for correct operation of the rest of the system. This includes cancellation caused by some other processor writing elsewhere in the reservation granule for X, as well as cancellation caused by the operating system in managing certain limited resources such as real storage. It may also include implementation-dependent causes of reservation loss.

An implementation may make a forward progress guarantee, defining the conditions under which the system as a whole makes progress. Such a guarantee must
specify the possible causes of reservation loss in Case 3. While the architecture alone cannot provide such a guarantee, the characteristics listed in Cases 1 and 2 are necessary conditions for any forward progress guarantee. An implementation and operating system can build on them to provide such a guarantee.

\section*{Programming Note}

The architecture does not include a "fairness guarantee". In competing for a reservation, two processors can indefinitely lock out a third.

\subsection*{1.8 Instruction Storage}

The instruction execution properties and requirements described in this section, including its subsections, apply only to instruction execution that is required by the sequential execution model.
In this section, including its subsections, it is assumed that all instructions for which execution is attempted are in storage that is not Caching Inhibited and (unless instruction address translation is disabled; see Book III) is not Guarded, and from which instruction fetching does not cause the system error handler to be invoked (e.g., from which instruction fetching is not prohibited by the "address translation mechanism" or the "storage protection mechanism"; see Book III).

\section*{Programming Note}

The results of attempting to execute instructions from storage that does not satisfy this assumption are described in Section 1.6.2 and Section 1.6.4 of this Book and in Book III.

For each instance of executing an instruction from location X , the instruction may be fetched multiple times.

The instruction cache is not necessarily kept consistent with the data cache or with main storage. It is the responsibility of software to ensure that instruction storage is consistent with data storage when such consistency is required for program correctness.

After one or more bytes of a storage location have been modified and before an instruction located in that storage location is executed, software must execute the appropriate sequence of instructions to make instruction storage consistent with data storage. Otherwise the result of attempting to execute the instruction is boundedly undefined except as described in Section 1.8.1, "Concurrent Modification and Execution of Instructions" on page 353.

\section*{Programming Note}

Following are examples of how to make instruction storage consistent with data storage. Because the optimal instruction sequence to make instruction storage con-
sistent with data storage may vary between systems, many operating systems will provide a system service to perform this function.

Case 1: The given program does not modify instructions executed by another program nor does another program modify the instructions executed by the given program.

Assume that location \(X\) previously contained the instruction A0; the program modified one of more bytes of that location such that, in data storage, the location contains the instruction A1; and location X is wholly contained in a single cache block. The following instruction sequence will make instruction storage consistent with data storage such that if the isync was in location X-4, the instruction A1 in location \(X\) would be executed immediately after the isync.
\begin{tabular}{ll} 
dcbst \(X\) & \#copy the block to main storage \\
sync & \#order copy before invalidation \\
icbi \(X\) & \#invalidate copy in instr cache \\
isync & \#discard prefetched instructions
\end{tabular}

Case 2: One or more programs execute the instructions that are concurrently being modified by another program.

Assume program A has modified the instruction at location X and other programs are waiting for program A to signal that the new instruction is ready to execute. The following instruction sequence will make instruction storage consistent with data storage and then set a flag to indicate to the waiting programs that the new instruction can be executed.
\begin{tabular}{lll} 
li & r0,1 & \#put a 1 value in r0 \\
dcbst \(X\) & \#copy the block in main storage \\
sync & & \#order copy before invalidation
\end{tabular}
\begin{tabular}{ll} 
icbi X & \begin{tabular}{l} 
\#invalidate copy in instr cache \\
sync
\end{tabular} \\
\#order invalidation before store \\
\# to flag
\end{tabular}

The following instruction sequence, executed by the waiting program, will prevent the waiting programs from executing the instruction at location \(X\) until location X in instruction storage is consistent with data storage, and then will cause any prefetched instructions to be discarded.
```

lwz r0,flag \#loop until flag = 1 (when 1 is
cmpwi r0,1 \# loaded, location X in inst'n
bne \$-8 \# storage is consistent with
\# location X in data storage)
isync \#discard any prefetched inst'ns

```

In the preceding instruction sequence any context synchronizing instruction (e.g., rfid) can be used instead of isync. (For Case 1 only isync can be used.)

For both cases, if two or more instructions in separate data cache blocks have been modified, the dcbst instruction in the examples must be replaced by a sequence of dcbst instructions such that each block containing the modified instructions is copied back to main storage. Similarly, for icbi the sequence must invalidate each instruction cache block containing a location of an instruction that was modified. The sync instruction that appears above between "dcbst X " and "icbi X" would be placed between the sequence of \(\boldsymbol{d c b s t}\) instructions and the sequence of icbi instructions.

\subsection*{1.8.1 Concurrent Modification and Execution of Instructions}

The phrase "concurrent modification and execution of instructions" (CMODX) refers to the case in which a processor fetches and executes an instruction from instruction storage which is not consistent with data storage or which becomes inconsistent with data storage prior to the completion of its processing. This section describes the only case in which executing this instruction under these conditions produces defined results.

In the remainder of this section the following terminology is used.

■ Location X is an arbitrary word-aligned storage location.

■ \(X_{0}\) is the value of the contents of location \(X\) for which software has made the location \(X\) in instruction storage consistent with data storage.
■ \(X_{1}, X_{2}, \ldots, X_{n}\) are the sequence of the first \(n\) values occupying location \(X\) after \(X_{0}\).
- \(X_{n}\) is the first value of \(X\) subsequent to \(X_{0}\) for which software has again made instruction storage consistent with data storage.
■ The "patch class" of instructions consists of the Iform Branch instruction ( \(\boldsymbol{b}[\Omega[\boldsymbol{a}]\) ) and the preferred no-op instruction (ori \(0,0,0\) ).

If the instruction from location X is executed after the copy of location X in instruction storage is made consistent for the value \(X_{0}\) and before it is made consistent for the value \(X_{n}\), the results of executing the instruction are defined if and only if the following conditions are satisfied.
1. The stores that place the values \(X_{1}, \ldots, X_{n}\) into location X are atomic stores that modify all four bytes of location X .
2. Each \(\mathrm{X}_{\mathrm{i}}, 0 \leq \mathrm{i} \leq \mathrm{n}\), is a patch class instruction.
3. Location X is in storage that is Memory Coherence Required.

If these conditions are satisfied, the result of each execution of an instruction from location \(X\) will be the execution of some \(X_{i}, 0 \leq i \leq n\). The value of the ordinate \(i\) associated with each value executed may be different and the sequence of ordinates i associated with a sequence of values executed is not constrained, (e.g., a valid sequence of executions of the instruction at location \(X\) could be the sequence \(X_{i}, X_{i+2}\), then \(X_{i-1}\) ). If these conditions are not satisfied, the results of each such execution of an instruction from location \(X\) are boundedly undefined, and may include causing inconsistent information to be presented to the system error handler.

\section*{Programming Note}

An example of how failure to satisfy the requirements given above can cause inconsistent information to be presented to the system error handler is as follows. If the value \(X_{0}\) (an illegal instruction) is executed, causing the system illegal instruction handler to be invoked, and before the error handler can load \(X_{0}\) into a register, \(X_{0}\) is replaced with \(X_{1}\), an Add Immediate instruction, it will appear that a legal instruction caused an illegal instruction exception.

\section*{Programming Note}

It is possible to apply a patch or to instrument a given program without the need to suspend or halt the program. This can be accomplished by modifying the example shown in the Programming Note at the end of Section 1.8 where one program is creating instructions to be executed by one or more other programs.

In place of the Store to a flag to indicate to the other programs that the code is ready to be executed, the program that is applying the patch would replace a patch class instruction in the original program with a Branch instruction that would cause any program executing the Branch to branch to the newly created code. The first instruction in the newly created code must be an isync, which will cause any prefetched instructions to be discarded, ensuring that the execution is consistent with the newly created code. The instruction storage location containing the isync instruction in the patch area must be consistent with data storage with respect to the processor that will execute the patched code before the Store which stores the new Branch instruction is performed.

\section*{Programming Note}

It is believed that all processors that comply with versions of the architecture that precede Version 2.01 support concurrent modification and execution of instructions as described in this section if the requirements given above are satisfied, and that most such processors yield boundedly undefined results if the requirements given above are not satisfied. However, in general such support has not been verified by processor testing. Also, one such processor is known to yield undefined results in certain cases if the requirements given above are not satisfied.

\title{
Chapter 2. Effect of Operand Placement on Performance
}

\subsection*{2.1 Instruction Restart \\ 356}

The placement (location and alignment) of operands in storage affects relative performance of storage accesses, and may affect it significantly. The best performance is guaranteed if storage operands are aligned. In order to obtain the best performance across the widest range of implementations, the programmer should assume the performance model described in Figure 1 with respect to the placement of storage operands for the Embedded environment. For the Server environment, Figure 1 applies for Big-Endian byte ordering, and Figure 2 applies for Little-Endian byte ordering. Performance of storage accesses varies depending on the following:
1. Operand Size
2. Operand Alignment
3. Crossing no boundary
4. Crossing a cache block boundary
5. Crossing a virtual page boundary

The Move Assist instructions have no alignment requirements.
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{Operand} & \multicolumn{3}{|r|}{Boundary Crossing} \\
\hline Size & Byte Align. & None & Cache Block & Virtual Page \({ }^{2}\) \\
\hline \multicolumn{5}{|c|}{Integer} \\
\hline 8 Byte & \[
\begin{aligned}
& 8 \\
& 4 \\
& <4
\end{aligned}
\] & optimal good good & good good & good good \\
\hline 4 Byte & \[
\begin{aligned}
& 4 \\
& <4
\end{aligned}
\] & optimal good & good & good \\
\hline 2 Byte & \[
\begin{aligned}
& \hline 2 \\
& <2
\end{aligned}
\] & optimal good & good & good \\
\hline 1 Byte & 1 & optimal & & \\
\hline Imw, stmw & \[
\begin{array}{|l}
\hline 4 \\
<4
\end{array}
\] & good poor & \begin{tabular}{l}
good \\
poor
\end{tabular} & good poor \\
\hline string & & good & good & good \\
\hline \multicolumn{5}{|c|}{Float} \\
\hline 8 Byte & \[
\begin{aligned}
& 8 \\
& 4 \\
& <4
\end{aligned}
\] & optimal good poor & \begin{tabular}{l}
good \\
poor
\end{tabular} &  \\
\hline 4 Byte & \[
\begin{aligned}
& 4 \\
& <4
\end{aligned}
\] & optimal poor & poor & poor \\
\hline \multicolumn{5}{|c|}{Vector} \\
\hline any & any & optimal \({ }^{3}\) & - & - \\
\hline \multicolumn{5}{|l|}{\begin{tabular}{l}
1 If an instruction causes an access that is not atomic and any portion of the operand is in storage that is Write Through Required or Caching Inhibited, performance is likely to be poor. \\
2 If the storage operand spans two virtual pages that have different storage control attributes or, in the Server environment, spans two segments, performance is likely to be poor. \\
3 The storage operands for Vector instructions are all assumed to be aligned (see Section 5.4 of Book I).
\end{tabular}} \\
\hline
\end{tabular}

Figure 1. Performance effects of storage operand placement
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Operand} & \multicolumn{3}{|l|}{Boundary Crossing} \\
\hline Size & Byte Align. & None & Cache Block & Virtual Page \({ }^{2}\) \\
\hline \multicolumn{5}{|c|}{Integer} \\
\hline 8 Byte & \[
\begin{aligned}
& 8 \\
& 4 \\
& <4
\end{aligned}
\] & optimal poor poor & poor poor & \begin{tabular}{l}
poor \\
poor
\end{tabular} \\
\hline 4 Byte & \[
\begin{aligned}
& 4 \\
& <4
\end{aligned}
\] & optimal poor & poor & poor \\
\hline 2 Byte & \[
\begin{aligned}
& 2 \\
& <2
\end{aligned}
\] & optimal poor & poor & poor \\
\hline 1 Byte & 1 & optimal & & \\
\hline \multicolumn{5}{|l|}{Float} \\
\hline 8 Byte & \[
\begin{aligned}
& 8 \\
& 4 \\
& <4
\end{aligned}
\] & optimal poor poor & poor poor & poor poor \\
\hline 4 Byte & \[
\begin{aligned}
& 4 \\
& <4
\end{aligned}
\] & optimal poor & poor & poor \\
\hline \multicolumn{5}{|c|}{Vector} \\
\hline any & any & optimal \({ }^{3}\) & & \\
\hline \multicolumn{5}{|l|}{\begin{tabular}{l}
1 If an instruction causes an access that is not atomic and any portion of the operand is in storage that is Write Through Required or Caching Inhibited, performance is likely to be poor. \\
2 If the storage operand spans two virtual pages that have different storage control attributes or, in the Server environment, spans two segments, performance is likely to be poor. \\
3 The storage operands for Vector instructions are all assumed to be aligned (see Section 5.4 of Book I).
\end{tabular}} \\
\hline
\end{tabular}

Figure 2. [Category: Server] Performance effects of storage operand placement, LittleEndian

\subsection*{2.1 Instruction Restart}

In this section, "Load instruction" includes the Cache Management and other instructions that are stated in the instruction descriptions to be "treated as a Load", and similarly for "Store instruction".

The following instructions are never restarted after having accessed any portion of the storage operand | (unless the instruction causes a "Data Address Breakpoint match", for which the corresponding rules are given in Book III).
1. A Store instruction that causes an atomic access and, for the Embedded environment, accesses storage that is Guarded
2. A Load instruction that causes an atomic access to storage that is Guarded and, for the Server environment, is also Caching Inhibited

Any other Load or Store instruction may be partially executed and then aborted after having accessed a portion of the storage operand, and then re-executed (i.e., restarted, by the processor or the operating system). If an instruction is partially executed, the contents of registers are preserved to the extent that the correct result will be produced when the instruction is re-executed. Additional restrictions on the partial execution of instructions are described in Section 6.6 of Book III-S and Section 5.7 of Book III-E.

\section*{Programming Note}

In order to ensure that the contents of registers are preserved to the extent that a partially executed instruction can be re-executed correctly, the registers that are preserved must satisfy the following conditions. For any given instruction, zero or more of the conditions applies.
- For a fixed-point Load instruction that is not a multiple or string form, or for an eciwx instruction, if \(R T=R A\) or \(R T=R B\) then the contents of register RT are not altered.
- For an update form Load or Store instruction, the contents of register RA are not altered.

\section*{Programming Note}

There are many events that might cause a Load or Store instruction to be restarted. For example, a hardware error may cause execution of the instruction to be aborted after part of the access has been performed, and the recovery operation could then cause the aborted instruction to be re-executed.

When an instruction is aborted after being partially executed, the contents of the instruction pointer indicate that the instruction has not been executed, however, the contents of some registers may have been altered and some bytes within the storage operand may have been accessed. The following are examples of an instruction being partially executed and altering the program state even though it appears that the instruction has not been executed.
1. Load Multiple, Load String: Some registers in the range of registers to be loaded may have been altered.
2. Any Store instruction, dcbz: Some bytes of the storage operand may have been altered.

\section*{Chapter 3. Storage Control Instructions}
3.1 Parameters Useful to Application Pro-grams357
3.2 Cache Management Instructions ..... 358
3.2.1 Instruction Cache Instructions ..... 359
3.2.2 Data Cache Instructions ..... 360
3.2.2.1 Obsolete Data Cache Instructions
[Category: Vector.Phased-Out] ..... 368
3.3 Synchronization Instructions ..... 369
3.3.1 Instruction Synchronize Instruction369

\subsection*{3.3.2 Load and Reserve and Store Condi-} tional Instructions. . . . . . . . . . . . . . . . . 369
3.3.2.1 64-Bit Load and Reserve and Store Conditional Instructions [Category: 64-Bit] . . . . . . . . . . . . . . . . . . . . . . . 371
3.3.3 Memory Barrier Instructions. . . . 372
3.3.4 Wait Instruction. . . . . . . . . . . . . . 375

\subsection*{3.1 Parameters Useful to Application Programs}

It is suggested that the operating system provide a service that allows an application program to obtain the following information.
1. The virtual page sizes
2. Coherence block size
3. Granule sizes for reservations
4. An indication of the cache model implemented (e.g., Harvard-style cache, combined cache)
5. Instruction cache size
6. Data cache size
7. Instruction cache block size
8. Data cache block size
9. Instruction cache associativity
10. Data cache associativity
11. Number of stream IDs supported for the stream variant of dcbt
12. Factors for converting the Time Base to seconds

If the caches are combined, the same value should be given for an instruction cache attribute and the corresponding data cache attribute.

\subsection*{3.2 Cache Management Instructions}

The Cache Management instructions obey the sequential execution model except as described in Section 3.2.1.

In the instruction descriptions the statements "this instruction is treated as a Load" and "this instruction is treated as a Store" mean that the instruction is treated as a Load (Store) from (to) the addressed byte with respect to address translation, the definition of program order on page 341, storage protection, reference and change recording<S>, and the storage access ordering described in Section 1.7.1 and is treated as a Read (Write) from (to) the addressed byte with respect to debug events unless otherwise specified. (See Book IIIE.)

Some Cache Management instructions contain a CT field that is used to specify a cache level within a cache hierarchy or a portion of a cache structure to which the instruction is to be applied. The correspondence between the CT value specified and the cache level is shown below.
\begin{tabular}{ll} 
CT Field Value & Cache Level \\
0 & Primary Cache \\
2 & Secondary Cache
\end{tabular}

CT values not shown above may be used to specify implementation-dependent cache levels or implemen-tation-dependent portions of a cache structure.

\subsection*{3.2.1 Instruction Cache Instructions}

\section*{Instruction Cache Block Invalidate X-form}
icbi RA,RB
\begin{tabular}{|l|l|l|l|l|l|l|}
\hline 31 & & III & RA & RB & & 982 \\
\hline 0 & & 6 & 11 & 16 & 21 & \\
31 \\
\hline
\end{tabular}

Let the effective address (EA) be the sum (RA|0)+(RB).
If the block containing the byte addressed by EA is in storage that is Memory Coherence Required and a block containing the byte addressed by EA is in the instruction cache of any processors, the block is invalidated in those instruction caches.

If the block containing the byte addressed by EA is in storage that is not Memory Coherence Required and the block is in the instruction cache of this processor, the block is invalidated in that instruction cache.

The function of this instruction is independent of whether the block containing the byte addressed by EA is in storage that is Write Through Required or Caching Inhibited.

This instruction is treated as a Load (see Section 3.2), except that reference and change recording<S> need not be done.

\section*{Special Registers Altered:}

None

\section*{Programming Note}

Because the instruction is treated as a Load, the effective address is translated using translation resources that are used for data accesses, even though the block being invalidated was copied into the instruction cache based on translation resources used for instruction fetches (see Book III).

\section*{Programming Note}

The invalidation of the specified block need not have been performed with respect to the processor executing the icbi instruction until a subsequent isync instruction has been executed by that processor. No other instruction or event has the corresponding effect.

Instruction Cache Block Touch
X-form
icbt CT, RA, RB
[Category: Embedded]
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 31 & 1 & CT & RA & RB & & 22 & 1 \\
0 & & 7 & 11 & 16 & 21 & & 31 \\
\hline
\end{tabular}

Let the effective address (EA) be the sum (RA|0)+(RB).
If \(\mathrm{CT}=0\), this instruction provides a hint that the program will probably soon execute code from the addressed location.

If \(C T \neq 0\), the operation performed by this instruction is implementation-dependent, except that the instruction is treated as a no-op for values of CT that are not implemented.
The hint is ignored if the block is Caching Inhibited.
This instruction treated as a Load (see Section 3.2), except that the system instruction storage error handler is not invoked.
Special Registers Altered:
None

\subsection*{3.2.2 Data Cache Instructions}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{5}{|l|}{Data Cache Block Allocate} & \multicolumn{2}{|r|}{X-form} \\
\hline \multicolumn{7}{|l|}{dcba RA,RB [Category: Embedded]} \\
\hline \[
\begin{array}{ll} 
& 31 \\
0 &
\end{array}
\] & \[
6^{I I I}
\] & \[
{ }_{11} \mathrm{RA}
\] & \[
{ }_{16} \mathrm{RB}
\] & 21 & 758 & 1
31 \\
\hline
\end{tabular}

Let the effective address (EA) be the sum (RA|0)+(RB).
This instruction provides a hint that the program will probably soon store into a portion of the block and the contents of the rest of the block are not meaningful to the program. The contents of the block are undefined when the instruction completes. The hint is ignored if the block is Caching Inhibited.

This instruction is treated as a Store (see Section 3.2) except that the instruction is treated as a no-op if execution of the instruction would cause the system data storage error handler to be invoked.

\section*{Special Registers Altered:}

None
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{5}{|l|}{Data Cache Block Touch} & \(X\)-form \\
\hline \[
\begin{aligned}
& \text { dcbt } \\
& \text { dcbt }
\end{aligned}
\] & \[
\begin{aligned}
& \text { RA, } \\
& \text { TH, }
\end{aligned}
\] & \[
\begin{aligned}
& \text {, TH [C } \\
& \text { RB [C }
\end{aligned}
\] & tegory: tegory: & erver] mbedded] & \\
\hline \[
31
\] & \begin{tabular}{|l|l|}
\hline & TH \\
6 & 7 \\
\hline
\end{tabular} & \[
{ }_{11} \mathrm{RA}
\] & \[
{ }_{16} \mathrm{RB}
\] & \[
27278
\] & 1
31 \\
\hline
\end{tabular}

Let the effective address (EA) be the sum (RA|O)+(RB).
The dcbt instruction provides a hint that describes a block or data stream, or indicates the expected use thereof. A hint that the program will probably soon load from a given storage location is ignored if the location is Caching Inhibited or, for the Server environment, Guarded.

The only operation that is "caused" by the dcbt instruction is the providing of the hint. The actions (if any) taken by the processor in response to the hint are not considered to be "caused by" or "associated with" the \(\boldsymbol{d c b t}\) instruction (e.g., dcbt is considered not to cause any data accesses). No means are provided by which software can synchronize these actions with the execution of the instruction stream. For example, these actions are not ordered by the memory barrier created by a sync instruction.
The dcbt instruction may complete before the operation it causes has been performed.

The nature of the hint depends, in part, on the value of the TH field, as specified below. If \(\mathrm{TH} \neq 0 \mathrm{~b} 1010\) this instruction is treated as a Load (see Section 3.2), except that the system data storage error handler is not invoked, and reference and change recording<S> need not be done.

\section*{Special Registers Altered:}

\section*{None}

\section*{Extended Mnemonics:}

Extended mnemonics are provided for the Data Cache Block Touch instruction so that it can be coded with the TH value as the last operand for all categories.
\begin{tabular}{ll} 
Extended: & Equivalent to: \\
dcbtct RA,RB,TH & dcbt for TH values of 0b0000- \\
& Ob0111; \\
other TH values are invalid. \\
dcbtds RA,RB,TH & \begin{tabular}{l} 
dcbt for TH values of 0b0000 or \\
\\
\\
\\
\\
ob1000 - Ob1010;
\end{tabular} \\
&
\end{tabular}

\section*{Programming Note}

New programs should avoid using the dcbt and dcbtst mnemonics; one of the extended mnemonics should be used exclusively.
<S> If the dcbt mnemonic is used with only two operands, the TH operand assumed to be 0b0000.

\section*{TH Field}

For all TH field values which are not listed below, the hint provided by the instruction is undefined.

\section*{TH=0b0000}

If \(\mathrm{TH}=0 \mathrm{~b} 0000\), the dcbt instruction provides a hint that the program will probably soon load from the block containing the byte addressed by EA.

\section*{TH=0b0000-0b0111}
[Category: Cache Specification]
In addition to the hint specified above for the TH field value of \(0 b 0000\), an additional hint is provided indicating that placement of the block in the cache specified by the TH field might also improve performance. The correspondence between each value of the TH field and the cache to be specified is the same as the correspondence between each value the CT field and the cache to be specified as defined in Section 3.2. The hints corresponding to values of the TH field not supported by the implementation are undefined.

\section*{TH=0b1000-0b1111 [Category: Stream]}

The hints provided by the dcbt instruction provide a hint regarding a sequence of contiguous data cache blocks, or indicates the expected use thereof. Such a sequence is called a "data stream", and a dcbt instruction in which TH is set to one of these values is said to be a "data stream variant" of dcbt. In the remainder of this section, "data stream" may be abbreviated to "stream".

When, and how often, effective addresses for a data stream are translated is implementation-dependent.

The address and length of such data streams are specified in terms of aligned 128-byte units of storage; in the remainder of this instruction description, "aligned 128byte unit of storage" is abbreviated to "unit".

Each such data stream is associated, by software, with a stream ID, which is a resource that the processor uses to distinguish the data stream from other such data streams. The number of stream IDs is an imple-mentation-dependent value in the range 1:16. Stream IDs are numbered sequentially starting from 0.

The encodings of the TH field and of the corresponding EA values, are as follows. In the EA layout diagrams, fields shown as "/"s are reserved. These fields, and reserved values of defined EA fields, are treated in the same manner as the corresponding cases for instruc-
tion fields (see the section entitled "Reserved Fields and Reserved Values" in Book I), except that a reserved value in a defined EA field does not make the instruction form invalid. If a defined EA field contains a reserved value, the hint provided by the instruction is undefined.

\section*{TH Description}

The dcbt instruction provides a hint that describes certain attributes of a data stream, and may indicate that the program will probably soon load from the stream.

The EA is interpreted as follows.
\begin{tabular}{|l|l|l|l|}
\hline EATRUNC & D UG & \(/\) & ID \\
\hline 0 & \(57 \quad 596063\)
\end{tabular}

\section*{Bit(s) Description}

0:56 EATRUNC
High-order 57 bits of effective address of first unit of data stream (i.e., the effective address of the first unit of the stream is EATRUNC \(\|{ }^{7} 0\) )
57 Direction (D)
0 Subsequent units are the sequentially following units.
1 Subsequent units are the sequentially preceding units.

Unlimited/GO (UG)
0 No information is provided by the UG field.
1 The number of units in the data stream is unlimited, the program's need for each block of the stream is not likely to be transient, and the program will probably soon load from the stream.

59 Reserved
60:63 Stream ID (ID)
Stream ID to use for this data stream
1010 The dcbt instruction provides a hint that describes certain attributes of a data stream, or indicates that the program will probably soon load from data streams that have been described using dcbt instructions in which \(\mathrm{TH}_{0}=1\) or will probably no longer load from such data streams.
The EA is interpreted as follows. If \(\mathrm{GO}=1\) and \(\mathrm{S} \neq 0 \mathrm{~b} 00\) the hint provided by the instruction is undefined; the remainder of this instruction
description assumes that this combination is not used.


\section*{Bit(s) Description}

0:31 Reserved
32 GO
0 No information is provided by the GO field.
1 The program will probably soon load from all nascent data streams that have been completely described, and will probably no longer load from all other nascent data streams. All other fields of the EA are ignored. ("Nascent" and "completely described" are defined below.)
33:34 Stop (S)
00 No information is provided by the \(S\) field.
01 Reserved
10 The program will probably no longer load from the data stream (if any) associated with the specified stream ID. (All other fields of the EA except the ID field are ignored.)
11 The program will probably no longer load from the data streams associated with all stream IDs. (All other fields of the EA are ignored.)
35:46 Reserved

\section*{47:56 UNITCNT}

Number of units in data stream
\(57 \quad\) Transient ( T )
If \(T=1\), the program's need for each block of the data stream is likely to be transient (i.e., the time interval during which the program accesses the block is likely to be short).
58 Unlimited (U)
If \(\mathrm{U}=1\), the number of units in the data stream is unlimited (and the UNITCNT field is ignored).

59 Reserved
60:63 Stream ID (ID)
Stream ID to use for this data stream (GO=0 and \(\mathrm{S}=0 \mathrm{~b} 00\) ), or stream ID associated with the data stream from which the program will probably no longer load (S=0b10)

If the specified stream ID value is greater than \(m-1\), where \(m\) is the number of stream IDs provided by the implementation, and either (a) \(\mathrm{TH}=0 \mathrm{~b} 1000\) or (b) \(\mathrm{TH}=0 \mathrm{~b} 1010\) and \(\mathrm{GO}=0\) and \(\mathrm{S} \neq 0 \mathrm{~b} 11\), no hint is provided by the instruction.

The following terminology is used to describe the state of a data stream. Except as described in the paragraph after the next paragraph, the state of a data stream at a given time is determined by the most recently provided hint for the stream.
- A data stream for which only descriptive hints have been provided (by dcbt instructions with \(\mathrm{TH}=0 \mathrm{~b} 1000\) and \(\mathrm{UG}=0\) or with \(\mathrm{TH}=0 \mathrm{~b} 1010\) and \(\mathrm{GO}=0\) and \(\mathrm{S}=0 \mathrm{bOO}\) ) is said to be "nascent". A nascent data stream for which both kinds of descriptive hint have been provided (by both of the dcbt usages listed in the preceding sentence) is considered to be "completely described".
- A data stream for which a hint has been provided (by a dcbt instruction with \(\mathrm{TH}=0 \mathrm{~b} 1000\) and \(\mathrm{UG}=1\) or with \(\mathrm{TH}=0 \mathrm{~b} 1010\) and \(\mathrm{GO}=1\) ) that the program will probably soon load from it is said to be "active".
- A data stream that is either nascent or active is considered to "exist".
- A data stream for which a hint has been provided (e.g., by a dcbt instruction with \(\mathrm{TH}=0 \mathrm{~b} 1010\) and \(\mathrm{S} \neq 0 \mathrm{~b} 00\) ) that the program will probably no longer load from it is considered no longer to exist.
The hint provided by a dcbt instruction with TH=0b1000 and UG=1 implicitly includes a hint that the program will probably no longer load from the data stream (if any) previously associated with the specified stream ID. The hint provided by a dcbt instruction with \(\mathrm{TH}=0 \mathrm{~b} 1000\) and UG=0 or with \(\mathrm{TH}=0 \mathrm{~b} 1010\) and GO=0 and \(\mathrm{S}=0 \mathrm{~b} 00\) implicitly includes a hint that the program will probably no longer load from the active data stream (if any) previously associated with the specified stream ID.

Interrupts (see Book III) cause all existing data streams to cease to exist. In addition, depending on the implementation, certain conditions and events may cause an existing data stream to cease to exist.

\section*{Programming Note}

To obtain the best performance across the widest range of implementations that support the variants of dcbt in which \(\mathrm{TH}_{0}=1\), the programmer should assume the following model when using those variants.
■ The processor's response to a hint that the program will probably soon load from a given data stream is to take actions that reduce the latency of loads from the first few blocks of the stream. (Such actions may include prefetching the blocks into levels of the storage hierarchy that are "near" the processor.) Thereafter, as the program loads from each successive block of the stream, the processor takes latency-reducing actions for additional blocks of the stream, pacing these actions with the program's loads (i.e., taking the actions for only a limited number of blocks ahead of the block that the program is currently loading from).

The processor's response to a hint that the program will probably no longer load from a given data stream, or to the cessation of existence of a data stream, is to stop taking latency-reducing actions for the stream.
- A data stream having finite length ceases to exist when the latency-reducing actions have been taken for all blocks of the stream.
- If the program ceases to need a given data stream before having loaded from all blocks of the stream (always the case for streams having unlimited length), performance may be improved if the program then provides a hint that it will no longer load
from the stream (e.g., by executing the appropriate dcbt instruction with \(\mathrm{TH}=0 \mathrm{~b} 1010\) and \(\mathrm{S} \neq 0 \mathrm{~b} 00\) ).

■ At each level of the storage hierarchy that is "near" the processor, blocks of a data stream that is specified as transient are most likely to be replaced. As a result, it may be desirable to stagger addresses of streams (choose addresses that map to different cache congruence classes) to reduce the likelihood that a unit of a transient stream will be replaced prior to being accessed by the program.
■ On some implementations, data streams that are not specified by software may be detected by the processor. Such data streams are called "hard-ware-detected data streams". On some such implementations, data stream resources (resources that are used primarily to support data streams) are shared between software-specified data streams and hardware-detected data streams. On these latter implementations, the programming model includes the following.
- Software-specified data streams take precedence over hardware-detected data streams in use of data stream resources.
- The processor's response to a hint that the program will probably no longer load from a given data stream, or to the cessation of existence of a data stream, includes releasing the associated data stream resources, so that they can be used by hardware-detected data streams.

\section*{Programming Note}

This Programming Note describes several aspects of using dcbt instructions in which \(\mathrm{TH}_{0}=1\).
- A non-transient data stream having unlimited length can be completely specified, including providing the hint that the program will probably soon load from it, using one dcbt instruction. The corresponding specification for a data stream having other attributes requires three dcbt instructions. However, one dcbt instruction with TH=0b1010 and \(\mathrm{GO}=1\) can apply to a set of the data streams described in the preceding sentence, so the corresponding specification for n such data streams requires \(2 \times n+1\) dcbt instructions. (There is no need to execute a dcbt instruction with TH=Ob1010 and \(\mathrm{S}=0 \mathrm{~b} 10\) for a given stream ID before using the stream ID for a new data stream; the implicit portion of the hint provided by dcbt instructions that describe data streams suffices.)
- If it is desired that the hint provided by a given dcbt instruction be provided in program order with respect to the hint provided by another dcbt instruction, the two dcbt instructions must be separated by an eieio<S> (or sync) instruction. For example, if a dcbt instruction with \(\mathrm{TH}=0 \mathrm{~b} 1010\) and \(\mathrm{GO}=1\) is intended to indicate that the program will probably soon load from nascent data streams described (completely) by preceding dcbt instructions, and is intended not to indicate that the program will probably soon load from nascent data streams described (completely) by following dcbt instructions, an eieio<S> (or sync) instruction must separate the dcbt instruction with GO=1 from the preceding dcbt instructions, and another
eieio<S> (or sync) instruction must separate that \(\boldsymbol{d c b t}\) instruction from the following dcbt instructions.
- In practice, the second eieio<S> (or sync) described above can sometimes be omitted. For example, if the program consists of an outer loop that contains the dcbt instructions and an inner loop that contains the Load instructions that load from the data streams, the characteristics of the inner loop and of the implementation's branch prediction mechanisms may make it highly unlikely that hints corresponding to a given iteration of the outer loop will be provided out of program order with respect to hints corresponding to the previous iteration of the outer loop. (Also, any providing of hints out of program order affects only performance, not program correctness.)
- To mitigate the effects of interrupts on data streams, it may be desirable to specify a given "logical" data stream as a sequence of shorter, component data streams. Similar considerations apply to conditions and events that, depending on the implementation, may cause an existing data stream to cease to exist.
■ If it is desired to specify data streams without regard to the number of stream IDs provided by the implementation, stream IDs should be assigned to data streams in order of decreasing stream importance (stream ID 0 to the most important stream, stream ID 1 to the next most important stream, etc.). This order ensures that the hints for the most important data streams will be provided.

\section*{Data Cache Block Touch for Store X-form}
dcbtst RA,RB [Category: Server]
dcbtst TH,RA,RB [Category: Embedded]
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 31 & 1 & TH & RA & RB & & 246 & 1 \\
\hline 0 & & 6 & 7 & 11 & 16 & 21 & \\
31 \\
\hline
\end{tabular}

Let the effective address (EA) be the sum (RA|0)+(RB).
The dcbtst instruction provides a hint that the program will probably soon store to the block containing the byte addressed by EA. If the Cache Specification category is supported, the nature of the hint depends on the value of the TH field, as specified below. If the Cache Specification category is not supported, the TH field is treated as a reserved field.

The hint is ignored if the block is in a storage location that is Caching Inhibited or, for the Server environment, Guarded.

The only operation that is "caused by" the dcbtst instruction is the providing of the hint. The actions (if any) taken by the processor in response to the hint are not considered to be "caused by" or "associated with" the dcbtst instruction (e.g., dcbtst is considered not to cause any data accesses). No means are provided by which software can synchronize these actions with the execution of the instruction stream. For example, these actions are not ordered by memory barriers.

The dcbtst instruction may complete before the operation it causes has been performed.

This instruction is treated as a Load (see Section 3.2), except that the system data storage error handler is not invoked, and reference and change recording<S> need not be done.

\section*{TH Field [Category: Cache Specification]}

For all TH field values which the are not listed below, the hint provided by the instruction is undefined.

\section*{TH=0b0000-0b0111 [Category: Cache Specification]}

In addition to the hint provided if the Cache Specification category is not supported, a hint is provided indicating that placement of the block in the cache specified by the TH field might also improve performance. The correspondence between each value of the TH field and the cache to be specified is the same as the correspondence between each value of the CT field and the cache to be specified as defined in Section 3.2. The hints corresponding to values of the TH field not supported by the implementation are undefined.

\section*{Special Registers Altered:}

None

\section*{Extended Mnemonic:}

An extended mnemonic is provided for the Data Cache Block Touch for Store instruction so that it can be coded with the TH value as the last operand for all categories.

\section*{Extended:}
dcbtstct RA,RB,TH

\section*{Equivalent to:}
dcbt for TH values of 0b0000 or 0b0000-0b0111; other TH values are invalid for this extended mnemonic.

\section*{Programming Note}

See the Programming Notes for the dcbt instruction.

\section*{Programming Note}

The processor's response to the hint provided by dcbt or dcbtst is to take actions that reduce the latency of subsequent loads or stores that access the specified block. (Such actions may include prefetching the block into levels of the storage hierarchy that are "near" the processor.)

Processors that comply with versions of the architecture that precede Version 2.01 do not necessarily ignore the hint provided by dcbt and dcbtst if the specified block is in storage that is Guarded and not Caching Inhibited.

\section*{Data Cache Block set to Zero}

X-form
```

dcbz RA,RB

```
\begin{tabular}{|c|c|c|c|c|c|}
\hline 31 & \multicolumn{1}{|l|}{ I/I } & RA & RB & & 1014 \\
\hline 0 & & 6 & 11 & 16 & 21 \\
\hline
\end{tabular}
```

if RA = 0 then b }\leftarrow
else b}\leftarrow(RA
EA}\leftarrow\textrm{b}+(\textrm{RB}
n}\leftarrow\mathrm{ block size (bytes)
m}\leftarrow\mp@subsup{\operatorname{log}}{2}{(n)
ea \leftarrow EA O:63-m |m0
MEM (ea, n) )

```

Let the effective address (EA) be the sum (RA|0)+(RB).
All bytes in the block containing the byte addressed by EA are set to zero.

This instruction is treated as a Store (see Section 3.2).

\section*{Special Registers Altered:} None

\section*{Programming Note}
dcbz does not cause the block to exist in the data cache if the block is in storage that is Caching Inhibited.

For storage that is neither Write Through Required nor Caching Inhibited, dcbz provides an efficient means of setting blocks of storage to zero. It can be used to initialize large areas of such storage, in a manner that is likely to consume less memory bandwidth than an equivalent sequence of Store instructions.

For storage that is either Write Through Required or Caching Inhibited, dcbz is likely to take significantly longer to execute than an equivalent sequence of Store instructions. For example, on some implementations dcbz for such storage may cause the system alignment error handler to be invoked; on such implementations the system alignment error handler sets the specified block to zero using Store instructions.

See Section 5.9.1 of Book III-S and Section 4.9.1 of Book III-E. for additional information about dcbz.

If the block containing the byte addressed by EA is in storage that is Memory Coherence Required and a block containing the byte addressed by EA is in the data cache of any processor and any locations in the block are considered to be modified there, those locations are written to main storage, additional locations in the block may be written to main storage, and the block ceases to be considered to be modified in that data cache.

If the block containing the byte addressed by EA is in storage that is not Memory Coherence Required and the block is in the data cache of this processor and any locations in the block are considered to be modified there, those locations are written to main storage, additional locations in the block may be written to main storage, and the block ceases to be considered to be modified in that data cache.

The function of this instruction is independent of whether the block containing the byte addressed by EA is in storage that is Write Through Required or Caching Inhibited.

This instruction is treated as a Load (see Section 3.2), except that reference and change recording<S> need not be done, and it is treated as a Write with respect to debug events.

\section*{Special Registers Altered:}

None

\section*{Data Cache Block Store X-form}
dcbst RA,RB
\begin{tabular}{|l|l|l|l|l|l|l|}
\hline 31 & & I/I & RA & RB & & 54 \\
\hline 0 & & 6 & 11 & 16 & 21 & \\
31 \\
\hline
\end{tabular}

Let the effective address (EA) be the sum (RA|0)+(RB).


Let the effective address (EA) be the sum (RA|0)+(RB). \(\mathrm{L}=0\)

If the block containing the byte addressed by EA is in storage that is Memory Coherence Required and a block containing the byte addressed by EA is in the data cache of any processor and any locations in the block are considered to be modified there, those locations are written to main storage and additional locations in the block may be written to main storage. The block is invalidated in the data caches of all processors.
If the block containing the byte addressed by EA is in storage that is not Memory Coherence Required and the block is in the data cache of this processor and any locations in the block are considered to be modified there, those locations are written to main storage and additional locations in the block may be written to main storage. The block is invalidated in the data cache of this processor.

\section*{L=1 ("dcbf local") [Category: Server Phased-In]}

The \(\mathrm{L}=1\) form of the dcbf instruction permits a program to limit the scope of the "flush" operation to the data cache of a single processor. If the block containing the byte addressed by EA is in the data cache of this processor and any locations in the block are considered to be modified there, those locations are written to main storage and additional locations in the block may be written to main storage. The block is invalidated in the data cache of this processor.

The function of this instruction is independent of whether the block containing the byte addressed by EA is in storage that is Write Through Required or Caching Inhibited. If \(L=1\), the function of this instruction is also independent of whether the block containing the byte addressed by EA is in storage that is Memory Coherence Required.
This instruction is treated as a Load (see Section 3.2), except that reference and change recording<S> need not be done, and it is treated as a Write with respect to debug events.

\section*{Special Registers Altered:}

None

\section*{Extended Mnemonics:}

Extended mnemonics are provided for the Data Cache Block Flush instruction so that it can be coded with the L value as part of the mnemonic rather than as a
numeric operand. These are shown as examples with the instruction. See Appendix A. "Assembler Extended Mnemonics" on page 383. The extended mnemonics are shown below.
\begin{tabular}{ll} 
Extended: & Equivalent to: \\
dcbf RA,RB & dcbf RA,RB, 0 \\
dcbfl \(R A, R B<S>\) & dcbf RA,RB, 1
\end{tabular}

Except in the dcbf instruction description in this section, references to "dcbf" in Books l-III imply \(\mathrm{L}=0\) unless otherwise stated or obvious from context; "dcbfl<S>" is used for \(L=1\).

\section*{Programming Note}
dcbf serves as both a basic and an extended mnemonic. The Assembler will recognize a dcbf mnemonic with three operands as the basic form, and a dcbf mnemonic with two operands as the extended form. In the extended form the \(L\) operand is omitted and assumed to be 0 .

\section*{Programming Note [Category: Server]}
dcbf with \(L=1\) can be used to cause a block that will not be reused soon to be removed from the processor's data cache, and thereby potentially to cause that data cache to be used more efficiently.

\section*{Programming Note [Category: Server]}

The functions provided by dcbf with \(L=1\) are identical to those that would be provided if \(L\) were 0 and the specified block were in storage that is not Memory Coherence Required.

\subsection*{3.2.2.1 Obsolete Data Cache Instructions [Category: Vector.Phased-Out]}

The Data Stream Touch (dst), Data Stream Touch for Store (dstst), and Data Stream Stop (dss) instructions (primary opcode 31, extended opcodes 342, 374, and 822 respectively), which were proposed for addition to the Power ISA and were implemented by some processors, may be treated as no-ops (rather than as illegal instructions).
The treatment of these instructions (no-op or illegal instruction) is independent of whether other Vector instructions are available (i.e., is independent of the contents of MSR \({ }_{V E C}<\) S> (see Book III-S) or MSR SPV (see Book III-E).

\section*{Programming Note}

These instructions merely provided hints, and thus were permitted to be treated as no-ops even on processors that implemented them.

The treatment of these instructions is independent of whether other Vector instructions are available because, on processors that implemented the instructions, the instructions were available even when other Vector instructions were not.

The extended mnemonics for these instructions were dstt, dststt, and dssall.

\subsection*{3.3 Synchronization Instructions}

The synchronization instructions are used to ensure that certain instructions have completed before other
instructions are initiated, or to control storage access ordering, or to support debug operations.

\subsection*{3.3.1 Instruction Synchronize Instruction}

\section*{Instruction Synchronize \\ XL-form}
isync


Executing an isync instruction ensures that all instructions preceding the isync instruction have completed before the isync instruction completes, and that no subsequent instructions are initiated until after the isync instruction completes. It also ensures that all instruction cache block invalidations caused by icbi instructions preceding the isync instruction have been performed with respect to the processor executing the isync instruction, and then causes any prefetched instructions to be discarded.

Except as described in the preceding sentence, the isync instruction may complete before storage accesses associated with instructions preceding the isync instruction have been performed.
This instruction is context synchronizing (see Book III).

\section*{Special Registers Altered:}

None

\subsection*{3.3.2 Load and Reserve and Store Conditional Instructions}

The Load And Reserve and Store Conditional instructions can be used to construct a sequence of instructions that appears to perform an atomic update operation on an aligned storage location. See Section 1.7.3, "Atomic Update" for additional information about these instructions.

The Load And Reserve and Store Conditional instructions are fixed-point Storage Access instructions; see Section 3.3.1, "Fixed-Point Storage Access Instructions", in Book I.

The storage location specified by the Load And Reserve and Store Conditional instructions must be in storage that is Memory Coherence Required if the location may be modified by other processors or mechanisms. If the specified location is in storage that is Write Through Required or Caching Inhibited, the system data storage error handler or the system alignment error handler is invoked for the Server environment and may be invoked for the Embedded environment.

\section*{Programming Note}

The Memory Coherence Required attribute on other processors and mechanisms ensures that their stores to the reservation granule will cause the reservation created by the Load And Reserve instruction to be lost.

\section*{Programming Note}

Because the Load And Reserve and Store Conditional instructions have implementation dependencies (e.g., the granularity at which reservations are managed), they must be used with care. The operating system should provide system library programs that use these instructions to implement the high-level synchronization functions (Test and Set, Compare and Swap, locking, etc.; see Appendix B) that are needed by application programs. Application programs should use these library programs, rather than use the Load And Reserve and Store Conditional instructions directly.

\section*{Load Word And Reserve Indexed X-form}

Iwarx
RT,RA,RB
\begin{tabular}{|l|l|l|l|c|c|l|}
\hline 31 & RT & RA & RB & & 20 & 1 \\
\hline 0 & & 6 & 11 & 16 & 21 & \\
31 \\
\hline
\end{tabular}
```

if RA = 0 then b }\leftarrow
else b
EA}\leftarrow\textrm{b}+(\textrm{RB}
RESERVE }\leftarrow
RESERVE_ADDR \leftarrow real_addr (EA)
RT}\leftarrow\mp@subsup{}{}{320 || MEM(EA, 4)

```

Let the effective address (EA) be the sum (RA|0)+(RB). The word in storage addressed by EA is loaded into \(\mathrm{RT}_{32: 63} . \mathrm{RT}_{0: 31}\) are set to 0 .
This instruction creates a reservation for use by a Store Word Conditional instruction. An address computed from the EA as described in Section 1.7.3.1 is associated with the reservation, and replaces any address previously associated with the reservation.

EA must be a multiple of 4 . If it is not, either the system alignment error handler is invoked or the results are boundedly undefined.

\section*{Special Registers Altered:}

\section*{None}

\section*{Store Word Conditional Indexed X-form}
stwcx. RS,RA,RB
\begin{tabular}{|c|c|c|c|c|c|}
\hline 31 & RS & RA & RB & & 150 \\
\hline 0 & & 6 & 11 & 16 & 21 \\
\hline
\end{tabular}
```

if RA = 0 then b }\leftarrow
else b
EA}\leftarrow\textrm{b}+(\textrm{RB}
if RESERVE then
if RESERVE_ADDR = real_addr(EA) then
MEM(EA, 4) \leftarrow (RS) 32;63
CRO \leftarrow0.000 || Ob1 {| XER SO
else
u1 }\leftarrow\mathrm{ undefined 1-bit value
if ul then
MEM(EA, 4) \leftarrow (RS) 32:63
u2 }\leftarrow\mathrm{ undefined 1-bit value
CR0}\leftarrow 0b00 || u2 || XER SO
RESERVE }\leftarrow
else
CRO \leftarrow 0b00 || Ob0 || XER SO

```

Let the effective address (EA) be the sum (RA|0)+(RB).
If a reservation exists and the storage location specified by the stwcx. is the same as the location specified by the Load And Reserve instruction that established the reservation, \((\mathrm{RS})_{32: 63}\) are stored into the word in storage addressed by EA and the reservation is cleared.
If a reservation exists but the storage location specified by the stwcx. is not the same as the location specified by the Load And Reserve instruction that established the reservation, the reservation is cleared, and it is undefined whether (RS) 32:63 are stored into the word in storage addressed by EA.

If a reservation does not exist, the instruction completes without altering storage.

CR Field 0 is set as follows. n is a 1-bit value that indicates whether the store was performed, except that if a reservation exists but the storage location specified by the stwcx. is not the same as the location specified by the Load And Reserve instruction that established the reservation the value of \(n\) is undefined.
\[
\mathrm{CRO}_{\text {LT GT EQ SO }}=0 \mathrm{~b} 00\|\mathrm{n}\| \mathrm{XER}_{\text {SO }}
\]

EA must be a multiple of 4 . If it is not, either the system alignment error handler is invoked or the results are boundedly undefined.

\section*{Special Registers Altered:}

CR0

\section*{Store Doubleword Conditional Indexed \\ \(X\)-form}
3.3.2.1 64-Bit Load and Reserve and Store Conditional Instructions [Category: 64-Bit]
stdcx. RS,RA,RB
\begin{tabular}{|l|l|l|l|l|l|}
\hline 31 & RS & RA & RB & & 214 \\
\hline 0 & 6 & 11 & 16 & 21 & \\
31 \\
\hline
\end{tabular}
```

if RA = 0 then b }\leftarrow
else b
EA \leftarrow b + (RB)
if RESERVE then
if RESERVE_ADDR = real_addr (EA) then
MEM(EA, 8) \leftarrow (RS)
CRO }\leftarrow0\textrm{b}00|0\textrm{Ob1 || XER
else
ul }\leftarrow\mathrm{ undefined 1-bit value
if ul then
MEM(EA, 8) \leftarrow (RS)
u2 }\leftarrow\mathrm{ undefined 1-bit value
CRO}\leftarrow0.\textrm{bOO}||\textrm{u}2||\mp@subsup{\textrm{XER}}{\mathrm{ SO}}{
RESERVE \leftarrow0
else
CRO \leftarrow 0b00 || 0bO || XERSO

```

Let the effective address (EA) be the sum (RA|0)+(RB).
If a reservation exists and the storage location specified by the stdcx. is the same as the location specified by the Load And Reserve instruction that established the reservation, (RS) is stored into the doubleword in storage addressed by EA and the reservation is cleared.

If a reservation exists but the storage location specified by the stdcx. is not the same as the location specified by the Load And Reserve instruction that established the reservation, the reservation is cleared, and it is undefined whether (RS) is stored into the doubleword in storage addressed by EA.

If a reservation does not exist, the instruction completes without altering storage.

CR Field 0 is set as follows. n is a 1 -bit value that indicates whether the store was performed, except that if a reservation exists but the storage location specified by the stdcx. is not the same as the location specified by the Load And Reserve instruction that established the reservation the value of \(n\) is undefined.
\[
\mathrm{CRO}_{\mathrm{LT}} \text { GT EQ so }=0 \mathrm{~b} 00\|\mathrm{n}\| \text { XER }_{\text {So }}
\]

EA must be a multiple of 8 . If it is not, either the system alignment error handler is invoked or the results are boundedly undefined.

\section*{Special Registers Altered:}

CRO

Load Doubleword And Reserve Indexed X-form
Idarx \begin{tabular}{l} 
RT,RA, RB \\
\begin{tabular}{|c|c|c|c|c|c|}
\hline 31 & RT & RA & RB & & 84 \\
\hline 0 & & 6 & 11 & 16 & 21 \\
31 \\
\hline
\end{tabular}
\end{tabular}\(>.\)\begin{tabular}{l}
1 \\
\hline
\end{tabular}
if \(\mathrm{RA}=0\) then \(\mathrm{b} \leftarrow 0\)
else \(\quad b \leftarrow\) (RA)
\(\mathrm{EA} \leftarrow \mathrm{b}+(\mathrm{RB})\)
ReSERVE \(\leftarrow 1\)
RESERVE_ADDR \(\leftarrow\) real_addr (EA)
\(R T \leftarrow M E M(E A, 8)\)
Let the effective address (EA) be the sum (RA|0)+(RB). The doubleword in storage addressed by EA is loaded into RT.

This instruction creates a reservation for use by a Store Doubleword Conditional instruction. An address computed from the EA as described in Section 1.7.3.1 is associated with the reservation, and replaces any address previously associated with the reservation.

EA must be a multiple of 8 . If it is not, either the system alignment error handler is invoked or the results are boundedly undefined.

\section*{Special Registers Altered:}

None

\subsection*{3.3.3 Memory Barrier Instructions}

The Memory Barrier instructions can be used to control the order in which storage accesses are performed. Additional information about these instructions and about related aspects of storage management can be found in Book III.

\section*{Extended mnemonics for Synchronize}

Extended mnemonics are provided for the Synchronize instruction so that it can be supported by assemblers that recognize only the msync<E> mnemonic and so that it can be coded with the \(L\) value as part of the mnemonic rather than as a numeric operand. These are shown as examples with the instruction. See Appendix A. "Assembler Extended Mnemonics" on page 383.

\section*{Synchronize}

X-form
sync L
\begin{tabular}{|c|c|c|c|c|c|c|l|}
\hline 31 & I/I & L & I/I & I/I & & 598 & 1 \\
\hline 0 & & 6 & 9 & 11 & 16 & 21 & \\
31 \\
\hline
\end{tabular}

The sync instruction creates a memory barrier (see Section 1.7.1). The set of storage accesses that is ordered by the memory barrier depends on the value of the \(L\) field.

\section*{L=0 ("heavyweight sync")}

The memory barrier provides an ordering function for the storage accesses associated with all instructions that are executed by the processor executing the sync instruction. The applicable pairs are all pairs \(\mathrm{a}_{\mathrm{i}}, \mathrm{b}_{\mathrm{j}}\) in which \(\mathrm{b}_{\mathrm{j}}\) is a data access, except that if \(a_{i}\) is the storage access caused by an icbi instruction then \(b_{j}\) may be performed with respect to the processor executing the sync instruction before \(a_{i}\) is performed with respect to that processor.

\section*{L=1 ("lightweight sync")<S>}

The memory barrier provides an ordering function for the storage accesses caused by Load, Store, and dcbz instructions that are executed by the processor executing the sync instruction and for which the specified storage location is in storage that is Memory Coherence Required and is neither Write Through Required nor Caching Inhibited. The applicable pairs are all pairs \(\mathrm{a}_{\mathrm{i}}, \mathrm{b}_{\mathrm{j}}\) of such accesses except those in which \(a_{i}\) is an access caused by a Store or dcbz instruction and \(b_{j}\) is an access caused by a Load instruction.

\section*{L=2<S>}

The set of storage accesses that is ordered by the memory barrier is described in Section 5.9.2 of Book III-S and Section 4.9.3 of Book III-E, as are additional properties of the sync instruction with \(\mathrm{L}=2\).

The ordering done by the memory barrier is cumulative.

If \(\mathrm{L}=0\) (or \(\mathrm{L}=2<\mathrm{S}>\) ), the sync instruction has the following additional properties.
- Executing the sync instruction ensures that all instructions preceding the sync instruction have completed before the sync instruction completes, and that no subsequent instructions are initiated until after the sync instruction completes.
■ The sync instruction is execution synchronizing (see Book III). However, address translation and reference and change recording<S> (see Book III) associated with subsequent instructions may be performed before the sync instruction completes.

■ The memory barrier provides the additional ordering function such that if a given instruction that is the result of a store in set B is executed, all applicable storage accesses in set A have been performed with respect to the processor executing the instruction to the extent required by the associated memory coherence properties. The single exception is that any storage access in set A that is caused by an icbi instruction executed by the processor executing the sync instruction (P1) may not have been performed with respect to P1 (see the description of the icbi instruction on page 359).
The cumulative properties of the barrier apply to the execution of the given instruction as they would to a load that returned a value that was the result of a store in set B.
- The sync instruction provides an ordering function for the operations caused by dcbt instructions with \(\mathrm{TH}_{0}=1\).
The value \(L=3\) is reserved.
The sync instruction may complete before storage accesses associated with instructions preceding the sync instruction have been performed. The sync instruction may complete before operations caused by dcbt instructions with \(\mathrm{TH}_{0}=1\) preceding the sync instruction have been performed.

\section*{Special Registers Altered:}

None

\section*{Extended Mnemonics:}

\section*{Extended mnemonics for Synchronize:}
\begin{tabular}{ll} 
Extended: & Equivalent to: \\
sync & sync 0 \\
msync<E> & sync 0 \\
lwsync<S> & sync 1 \\
ptesync<S> & sync 2
\end{tabular}

Except in the sync instruction description in this section, references to "sync" in Books l-III imply L=0 unless otherwise stated or obvious from context; the appropriate extended mnemonics are used when other \(L\) values are intended.

\section*{Programming Note}

Section 1.8 contains a detailed description of how to modify instructions such that a well-defined result is obtained.

\section*{Programming Note}
sync serves as both a basic and an extended mnemonic. The Assembler will recognize a sync mnemonic with one operand as the basic form, and a sync mnemonic with no operand as the extended form. In the extended form the \(L\) operand is omitted and assumed to be 0 .

\section*{Programming Note}

The sync instruction can be used to ensure that all stores into a data structure, caused by Store instructions executed in a "critical section" of a program, will be performed with respect to another processor before the store that releases the lock is performed with respect to that processor; see Section B.2, "Lock Acquisition and Release, and Related Techniques" on page 387.

The memory barrier created by a sync instruction with \(L=0\) or \(L=1\) does not order implicit storage accesses. The memory barrier created by a sync instruction with any \(L\) value does not order instruction fetches.
(The memory barrier created by a sync instruction with \(L=0\) - or \(L=2<S>\); see Book III - appears to order instruction fetches for instructions preceding the sync instruction with respect to data accesses caused by instructions following the sync instruction. However, this ordering is a consequence of the first "additional property" of sync with \(\mathrm{L}=0\), not a property of the memory barrier.)
In order to obtain the best performance across the widest range of implementations, the programmer should use the sync instruction with \(L=1\), or the eieio<S> or mbar<E> instruction, if any of these is sufficient for his needs; otherwise he should use sync with \(L=0\). sync with \(L=2<S>\) should not be used by application programs.

\section*{Programming Note}

The functions provided by sync with \(\mathrm{L}=1\) are a strict subset of those provided by sync with \(L=0\). (The functions provided by sync with \(L=2<S>\) are a strict superset of those provided by sync with \(L=0\); see Book III.)

\title{
Enforce In-order Execution of I/O X-form
}

\section*{eieio \\ [Category: Server]}
\begin{tabular}{|l|l|l|l|l|ll|l|}
\hline \multicolumn{1}{|c|}{31} & \multicolumn{1}{|c|}{\(/ / /\)} & \multicolumn{1}{|c|}{\(/ / /\)} & & 854 & \(/\) \\
0 & & 6 & & 11 & 16 & 21 & \\
31 \\
\hline
\end{tabular}

The eieio instruction creates a memory barrier (see Section 1.7.1, "Storage Access Ordering"), which provides an ordering function for the storage accesses caused by Load, Store, dcbz, eciwx, and ecowx instructions executed by the processor executing the eieio instruction. These storage accesses are divided into the two sets listed below. The storage access caused by an eciwx instruction is ordered as a load, and the storage access caused by a dcbz or ecowx instruction is ordered as a store.
1. Loads and stores to storage that is both Caching Inhibited and Guarded, and stores to main storage caused by stores to storage that is Write Through Required.
The applicable pairs are all pairs \(\mathrm{a}_{\mathrm{i}}, \mathrm{b}_{\mathrm{j}}\) of such accesses.
2. Stores to storage that is Memory Coherence Required and is neither Write Through Required nor Caching Inhibited.
The applicable pairs are all pairs \(\mathrm{a}_{\mathrm{i}}, \mathrm{b}_{\mathrm{j}}\) of such accesses.

I
The operations caused by dcbt instructions with \(\mathrm{TH}_{0}=1\) are ordered by eieio as a third set of operations, and the operations caused by tlbie<S> and tlbsync instructions (see Book III-S) are ordered by eieio as a fourth set of operations.

Each of the four sets of storage accesses or operations is ordered independently of the other three sets. The ordering done by eieio's memory barrier for the second set is cumulative; the ordering done by eieio's memory barrier for the other three sets is not cumulative.

The eieio instruction may complete before storage poredions associated with instruction preceding the eieio instruction have been performed.

\section*{I}

\section*{Special Registers Altered:}

None

\section*{Memory Barrier}

X-form
```

mbar MO
[Category: Embedded]

```
\begin{tabular}{|c|c|c|c|c|c|}
\hline 31 & MO & I/I & I/I & & 854 \\
\hline 0 & & 6 & 11 & 16 & 21 \\
\hline
\end{tabular}

When \(\mathrm{MO}=0\), the \(\boldsymbol{m b a r}\) instruction creates a cumulative memory barrier (see Section 1.7.1, "Storage Access Ordering"), which provides an ordering function for the storage accesses executed by the processor executing the mbar instruction.

When \(\mathrm{MO} \neq 0\), an implementation may support the mbar instruction ordering a particular subset of storage accesses. An implementation may also support multiple, non-zero values of MO that each specify a different subset of storage accesses that are ordered by the mbar instruction. Which subsets of storage accesses that are ordered and which values of MO that specify these subsets is implementation-dependent.

The mbar instruction may complete before storage accesses associated with instructions preceding the mbar instruction have been performed. The mbar instruction may complete before operations caused by dcbt instructions having \(\mathrm{TH}_{0}=1\) preceding the mbar instruction have been performed.

\section*{Special Registers Altered:}

None

\section*{Programming Note}

The eieio<S> and mbar<E> instructions are intended for use in doing memory-mapped I/O, and in preventing load/store combining operations in main storage (see Section 1.6, "Storage Control Attributes" on page 344).
Because stores to storage that is both Caching Inhibited and Guarded are performed in program order (see Section 1.7.1, "Storage Access Ordering" on page 347), eieio<S> or mbar<E> is needed for such storage only when loads must be ordered with respect to stores or with respect to other loads, or when load/store combining operations must be prevented.

For the eieio<S> instruction, accesses in set \(1, a_{i}\) and \(b_{j}\) need not be the same kind of access or be to storage having the same storage control attributes. For example, \(a_{i}\) can be a load to Caching Inhibited, Guarded storage, and \(b_{j}\) a store to Write Through Required storage.
If stronger ordering is desired than that provided by eieio<S> or mbar<E>, the sync instruction must be used, with the appropriate value in the \(L\) field.

\section*{Programming Note}

The functions provided by eieio<S> and mbar<E> are a strict subset of those provided by sync with \(\mathrm{L}=0\). The functions provided by eieio<S> for its second set are a strict subset of those provided by sync with \(\mathrm{L}=1\).

Since eieio<S> and mbar<E>share the same opcode, software designed for both server and embedded environments must assume that only the eieio<S> functionality applies since the functions provided by eieio are a subset of those provided by mbar.

\subsection*{3.3.4 Wait Instruction}

Wait X-form
wait
[Category: Wait]
\begin{tabular}{|l|l|l|l|ll|l|}
\hline \multicolumn{1}{|c|}{31} & \multicolumn{1}{c|}{\(/ / /\)} & \multicolumn{1}{c|}{\(/ / /\)} & \multicolumn{1}{c|}{\(/ / /\)} & & 62 & \(/\) \\
0 & & 6 & & 11 & 16 & 21 \\
& & & 31 \\
\hline
\end{tabular}

The wait instruction provides an ordering function for the effects of all instructions executed by the processor executing the wait instruction. Executing a wait instruction ensures that all instructions have completed before the wait instruction completes, and that no subsequent instructions are initiated until an interrupt occurs. The wait instruction also causes any prefetched instructions to be discarded and instruction fetching is suspended until an interrupt occurs.
Once the wait instruction has completed, the NIA will point to the next sequential instruction.

\section*{Special Registers Altered:}

None

\section*{Programming Note}

The wait instruction can be used in verification test cases to signal the end of a test case. The encoding for the instruction is the same in both BigEndian and Little-Endian modes.

\section*{Programming Note}

The wait instruction may be useful as the primary instruction of an "idle process" or the completion of processing for a cooperative thread. Note that wait updates the NIA so that an interrupt that awakens a wait instruction will return to the instruction after the wait.

\section*{Chapter 4. Time Base}

\subsection*{4.1 Time Base Overview \\ 377}
4.2 Time Base ..... 377
4.2.1 Time Base Instructions ..... 378
4.3 Alternate Time Base [Category: Alter-nate Time Base]380

\subsection*{4.1 Time Base Overview}

The time base facilities include a Time Base and an Alternate Time Base which is category: Alternate Time Base. The Alternate Time Base is analogous to the Time Base except that it may count at a different frequency and is not writable.

\subsection*{4.2 Time Base}

The Time Base (TB) is a 64-bit register (see Figure 3) containing a 64-bit unsigned integer that is incremented periodically. Each increment adds 1 to the low-order bit (bit 63). The frequency at which the integer is updated is implementation-dependent.


\section*{Field Description}

TBU Upper 32 bits of Time Base
TBL Lower 32 bits of Time Base

Figure 3. Time Base
The Time Base increments until its value becomes \(0 x F F F F\) _FFFF_FFFF_FFFF \(\left(2^{64}-1\right)\). At the next increment, its value becomes 0x0000_0000_0000_0000. There is no explicit indication (such as an interrupt; see Book III) that this has occurred.

The period of the Time Base depends on the driving frequency. As an order of magnitude example, suppose that the CPU clock is 1 GHz and that the Time Base is driven by this frequency divided by 32. Then the period of the Time Base would be
\[
T_{\mathrm{TB}}=\frac{2^{64} \times 32}{1 \mathrm{GHz}}=5.90 \times 10^{11} \text { seconds }
\]
which is approximately 18,700 years.

The Power ISA AS does not specify a relationship between the frequency at which the Time Base is updated and other frequencies, such as the CPU clock or bus clock, in a Power ISA AS system. The Time Base update frequency is not required to be constant. What is required, so that system software can keep time of day and operate interval timers, is one of the following.
■ The system provides an (implementation-dependent) interrupt to software whenever the update frequency of the Time Base changes, and a means to determine what the current update frequency is.
- The update frequency of the Time Base is under the control of the system software.

\section*{Programming Note}

If the operating system initializes the Time Base on power-on to some reasonable value and the update frequency of the Time Base is constant, the Time Base can be used as a source of values that increase at a constant rate, such as for time stamps in trace entries.

Even if the update frequency is not constant, values read from the Time Base are monotonically increasing (except when the Time Base wraps from \(2^{64}-1\) to 0 ). If a trace entry is recorded each time the update frequency changes, the sequence of Time Base values can be post-processed to become actual time values.

Successive readings of the Time Base may return identical values.

\subsection*{4.2.1 Time Base Instructions}

\author{
Move From Time Base \\ XFX-form
}

\author{
mftb RT,TBR \\ [Category: Server.Phased-Out]
}
\begin{tabular}{|c|c|cc|c|l|}
\hline 31 & RT & \multicolumn{2}{|c|}{ tbr } & \multicolumn{2}{|c|}{371} \\
\hline 0 & & 6 & 11 & & 21 \\
& & & \\
\hline
\end{tabular}

This instruction behaves as if it were an mfspr instruction; see the mfspr instruction description in Section 3.3.14 of Book I.

Special Registers Altered:
None.

\section*{Extended Mnemonics:}

Extended mnemonics for Move From Time Base:
\begin{tabular}{|c|c|c|}
\hline \multicolumn{2}{|l|}{Extended:} & Equivalent to: \\
\hline mftb & Rx & \begin{tabular}{ll}
mftb & \(R x, 268\) \\
mfspr & \(R x, 268\)
\end{tabular} \\
\hline mftbu & Rx & \begin{tabular}{ll}
mftb & \(R x, 269\) \\
mfspr & \(R x, 269\)
\end{tabular} \\
\hline
\end{tabular}

\section*{Programming Note}

New programs should use mfspr instead of mftb to access the Time Base.

\section*{Programming Note}
mftb serves as both a basic and an extended mnemonic. The Assembler will recognize an mftb mnemonic with two operands as the basic form, and an mftb mnemonic with one operand as the extended form. In the extended form the TBR operand is omitted and assumed to be 268 (the value that corresponds to TB).

\section*{Programming Note}

The mfspr instruction can be used to read the Time Base on all processors that comply with Version 2.01 of the architecture or with any subsequent version.

It is believed that the mfspr instruction can be used to read the Time Base on most processors that comply with versions of the architecture that precede Version 2.01. Processors for which mfspr cannot be used to read the Time Base include the following.
```

- 601
- POWER3

```
(601 implements neither the Time Base nor mftb, but depends on software using mftb to read the Time Base, so that the attempt causes an Illegal Instruction type Program interrupt and thereby permits the operating system to emulate the Time Base.)

\section*{Programming Note}

Since the update frequency of the Time Base is imple-mentation-dependent, the algorithm for converting the current value in the Time Base to time of day is also implementation-dependent.

As an example, assume that the Time Base is incremented at a constant rate of once for every 32 cycles of a 1 GHz CPU instruction clock. What is wanted is the pair of 32-bit values comprising a POSIX standard clock: \({ }^{1}\) the number of whole seconds that have passed since 00:00:00 January 1, 1970, UTC, and the remaining fraction of a second expressed as a number of nanoseconds.

Assume that:
■ The value 0 in the Time Base represents the start time of the POSIX clock (if this is not true, a simple 64-bit subtraction will make it so).
- The integer constant ticks_per_sec contains the value
\[
\frac{1 \mathrm{GHz}}{32}=31,250,000
\]
which is the number of times the Time Base is updated each second.
■ The integer constant \(n s\) _adj contains the value
\[
\frac{1,000,000,000}{31,250,000}=32
\]
which is the number of nanoseconds per tick of the Time Base.

When the processor is in 64-bit mode, the POSIX clock can be computed with an instruction sequence such as this:
```

mfspr Ry,268 \# Ry = Time Base
lwz Rx,ticks_per_sec
divd Rz,Ry,Rx\# Rz = whole seconds
stw Rz,posix_sec
mulld Rz,Rz,Rx\# Rz = quotient }\times\mathrm{ divisor
sub Rz,Ry,Rz\# Rz = excess ticks

```
1. Described in POSIX Draft Standard P1003.4/D12, Draft Standard for Information Technology -- Portable Operating System Interface (POSIX) -Part 1: System Application Program Interface (API) - Amendment 1: Real-time Extension [C Language]. Institute of Electrical and Electronics Engineers, Inc., Feb. 1992.
```

lwz Rx,ns_adj
mulld Rz,Rz,Rx\# Rz = excess nanoseconds
stw Rz,posix_ns

```

For the Embedded environment when the processor is in 32-bit mode, it is not possible to read the Time Base using a single instruction. Instead, two instructions must be used, one of which reads TBL and the other of which reads TBU. Because of the possibility of a carry from TBL to TBU occurring between the two reads, a sequence such as the following must be used to read the Time Base.
loop:
mfspr Rx,TBU \# load from TBU
mfspr Ry,TB \# load from TB
mfspr Rz,TBU \# load from TBU
cmp cr0,0,Rx,Rz\# check if 'old'=' new'
bne loop \#branch if carry occurred

\section*{Non-constant update frequency}

In a system in which the update frequency of the Time Base may change over time, it is not possible to convert an isolated Time Base value into time of day. Instead, a Time Base value has meaning only with respect to the current update frequency and the time of day that the update frequency was last changed. Each time the update frequency changes, either the system software is notified of the change via an interrupt (see Book III), or the change was instigated by the system software itself. At each such change, the system software must compute the current time of day using the old update frequency, compute a new value of ticks_per_sec for the new frequency, and save the time of day, Time Base value, and tick rate. Subsequent calls to compute Time of Day use the current Time Base Value and the saved value.

\subsection*{4.3 Alternate Time Base [Category: Alternate Time Base]}

The Alternate Time Base (ATB) is a 64-bit register (see Figure 3) containing a 64-bit unsigned integer that is incremented periodically. The frequency at which the integer is updated is implementation-dependent.


Figure 4. Alternate Time Base
The ATBL register is an aliased name for the ATB.
The Alternate Time Base increments until its value becomes \(0 \times\) FFFF_FFFF_FFFF_FFFF \(\left(2^{64}-1\right)\). At the next increment, its value becomes 0x0000_0000_0000_0000. There is no explicit indication (such as an interrupt; see Book III) that this has occurred.

The Alternate Time Base is accessible in both user and supervisor mode. The counter can be read by executing a mfspr instruction specifying the ATB (or ATBL) register, but cannot be written. A second SPR register ATBU, is defined that accesses only the upper 32 bits of the counter. Thus the upper 32 bits of the counter may be read into a register by reading the ATBU register.

The effect of entering a power-savings mode or of processor frequency changes on counting in the Alternate Time Base is implementation-dependent.

\section*{Chapter 5. External Control [Category: External Control]}

The External Control category of facilities and instructions permits a program to communicate with a specialpurpose device. Two instructions are provided, both of which must be implemented if the facility is provided.
■ External Control In Word Indexed (eciwx), which does the following:
- Computes an effective address (EA) like most X-form instructions
- Validates the EA as would be done for a load from that address
- Translates the EA to a real address
- Transmits the real address to the device
- Accepts a word of data from the device and places it into a General Purpose Register
- External Control Out Word Indexed (ecowx), which does the following:
- Computes an effective address (EA) like most X-form instructions
- Validates the EA as would be done for a store to that address
- Translates the EA to a real address
- Transmits the real address and a word of data from a General Purpose Register to the device

Permission to execute these instructions and identification of the target device are controlled by two fields, called the E bit and the RID field respectively. If attempt is made to execute either of these instructions when \(\mathrm{E}=0\) the system data storage error handler is invoked. The location of these fields is described in Book III.

The storage access caused by eciwx and ecowx is performed as though the specified storage location is Caching Inhibited and Guarded, and is neither Write Through Required nor Memory Coherence Required.

Interpretation of the real address transmitted by eciwx and ecowx and of the 32-bit value transmitted by ecowx is up to the target device, and is not specified by the Power ISA. See the System Architecture documentation for a given Power ISA system for details on how the External Control facility can be used with devices on that system.

\section*{Example}

An example of a device designed to be used with the External Control facility might be a graphics adapter.

The ecowx instruction might be used to send the device the translated real address of a buffer containing graphics data, and the word transmitted from the General Purpose Register might be control information that tells the adapter what operation to perform on the data in the buffer. The eciwx instruction might be used to load status information from the adapter.

A device designed to be used with the External Control facility may also recognize events that indicate that the address translation being used by the processor has changed. In this case the operating system need not "pin" the area of storage identified by an eciwx or ecowx instruction (i.e., need not protect it from being paged out).

\subsection*{5.1 External Access Instructions}

In the instruction descriptions the statements "this instruction is treated as a Load" and "this instruction is
treated as a Store" have the same meanings as for the Cache Management instructions; see Section 3.2.

\section*{External Control In Word Indexed X-form}
eciwx
RT,RA,RB
\begin{tabular}{|l|l|l|l|l|l|l|}
\hline 31 & RT & RA & RB & & 310 & 1 \\
0 & & 6 & 11 & 16 & 21 & \\
\hline
\end{tabular}
```

if RA = 0 then b t 0
else b
EA \leftarrow b + (RB)
raddr }\leftarrow\mathrm{ address translation of EA
send load word request for raddr to
device identified by RID
RT}\leftarrow\mp@subsup{}{}{320 || word from device

```

Let the effective address (EA) be the sum (RA|0)+(RB).
A load word request for the real address corresponding to EA is sent to the device identified by RID, bypassing the cache. The word returned by the device is placed into \(R T_{32: 63} . R T_{0: 31}\) are set to 0 .

The E bit must be 1 . If it is not, the data storage error handler is invoked.

EA must be a multiple of 4 . If it is not, either the system alignment error handler is invoked or the results are boundedly undefined.
This instruction is treated as a Load.
See Book III-S for additional information about this instruction.

\section*{Special Registers Altered:}

None

\section*{Programming Note}

The eieio<S> or mbar<E> instruction can be used to ensure that the storage accesses caused by eciwx and ecowx are performed in program order with respect to other Caching Inhibited and Guarded storage accesses.

\section*{External Control Out Word Indexed}

X-form
ecowx RS,RA,RB


\footnotetext{
if \(\mathrm{RA}=0\) then \(\mathrm{b} \leftarrow 0\)
}
```

else b
EA \leftarrow b + (RB)
raddr }\leftarrow\mathrm{ address translation of EA
send store word request for raddr to
device identified by RID
send (RS) 32:63 to device

```

Let the effective address (EA) be the sum (RA|0)+(RB).
A store word request for the real address corresponding to \(E A\) and the contents of \(\mathrm{RS}_{32: 63}\) are sent to the device identified by RID, bypassing the cache.

The E bit must be 1 . If it is not, the data storage error handler is invoked.

EA must be a multiple of 4 . If it is not, either the system alignment error handler is invoked or the results are boundedly undefined.

This instruction is treated as a Store, except that its storage access is not performed in program order with respect to accesses to other Caching Inhibited and Guarded storage locations unless software explicitly imposes that order.

See Book III-S for additional information about this instruction.

\section*{Special Registers Altered:}

None

\section*{Appendix A. Assembler Extended Mnemonics}

In order to make assembler language programs simpler to write and easier to understand, a set of extended mnemonics and symbols is provided for certain instruc-
tions. This appendix defines extended mnemonics and symbols related to instructions defined in Book II.

Assemblers should provide the extended mnemonics and symbols listed here, and may provide others.

\section*{A. 1 Data Cache Block Flush Mnemonics}

The L field in the Data Cache Block Flush instruction controls the scope of the flush function performed by the instruction. Extended mnemonics are provided that represent the \(L\) value in the mnemonic rather than requiring it to be coded as a numeric operand.

Note: dcbf serves as both a basic and an extended mnemonic. The Assembler will recognize a dcbf mnemonic with three operands as the basic form, and a dcbf mnemonic with two operands as the extended form. In the extended form the \(L\) operand is omitted and assumed to be 0 .
\(\begin{array}{ll}\text { dcbf RA,RB } & \text { (equivalent to: dcbf RA,RB, } 0 \text { ) } \\ \text { dcbfl<S> RA,RB } & \text { (equivalent to: dcbfl RA,RB,1) }\end{array}\)

\section*{A. 2 Synchronize Mnemonics}

The L field in the Synchronize instruction controls the scope of the synchronization function performed by the instruction. Extended mnemonics are provided that represent the \(L\) value in the mnemonic rather than requiring it to be coded as a numeric operand. Two extended mnemonics are provided for the \(L=0\) value in order to support assemblers that do not recognize the sync mnemonic.
Note: sync serves as both a basic and an extended mnemonic. The Assembler will recognize a sync mnemonic with one operand as the basic form, and a sync mnemonic with no operand as the extended form. In the extended form the L operand is omitted and assumed to be 0 .
\begin{tabular}{llll} 
sync & (equivalent to: & sync & \(0)\) \\
msync<E> & (equivalent to: & sync & 0 ) \\
Iwsync<S> & (equivalent to: & sync & \(1)\) \\
ptesync<S> & (equivalent to: & sync & \(2)\)
\end{tabular}

\title{
Appendix B. Programming Examples for Sharing Storage
}

\begin{abstract}
This appendix gives examples of how dependencies and the Synchronization instructions can be used to control storage access ordering when storage is shared between programs.

Many of the examples use extended mnemonics (e.g., bne, bne-, cmpw) that are defined in Appendix D of Book I.

Many of the examples use the Load And Reserve and Store Conditional instructions, in a sequence that begins with a Load And Reserve instruction and ends with a Store Conditional instruction (specifying the same storage location as the Load Conditional) followed by a Branch Conditional instruction that tests whether the Store Conditional instruction succeeded.
\end{abstract}

In these examples it is assumed that contention for the shared resource is low; the conditional branches are optimized for this case by using " + " and "-" suffixes appropriately.

The examples deal with words; they can be used for doublewords by changing all word-specific mnemonics to the corresponding doubleword-specific mnemonics (e.g., Iwarx to Idarx, cmpw to cmpd).

In this appendix it is assumed that all shared storage locations are in storage that is Memory Coherence Required, and that the storage locations specified by Load And Reserve and Store Conditional instructions are in storage that is neither Write Through Required nor Caching Inhibited.

\section*{B. 1 Atomic Update Primitives}

This section gives examples of how the Load And Reserve and Store Conditional instructions can be used to emulate atomic read/modify/write operations.

An atomic read/modify/write operation reads a storage location and writes its next value, which may be a function of its current value, all as a single atomic operation. The examples shown provide the effect of an atomic read/modify/write operation, but use several instructions rather than a single atomic instruction.

\section*{Fetch and No-op}

The "Fetch and No-op" primitive atomically loads the current value in a word in storage.
In this example it is assumed that the address of the word to be loaded is in GPR 3 and the data loaded are returned in GPR 4.
loop:
lwarx r4,0,r3 \#load and reserve
stwcx. \(r 4,0, r 3\) \#store old value if
\# still reserved
bne- loop \#loop if lost reservation
Note:
1. The stwcx., if it succeeds, stores to the target location the same value that was loaded by the preceding Iwarx. While the store is redundant with respect to the value in the location, its success ensures that the value loaded by the Iwarx is still the current value at the time the stwcx. is executed.

\section*{Fetch and Store}

The "Fetch and Store" primitive atomically loads and replaces a word in storage.
In this example it is assumed that the address of the word to be loaded and replaced is in GPR 3, the new value is in GPR 4, and the old value is returned in GPR 5.
```

loop:
lwarx r5,0,r3 \#load and reserve
stwcx. r4,0,r3 \#store new value if
\# still reserved
bne- loop loop if lost reservation

```

\section*{Fetch and Add}

The "Fetch and Add" primitive atomically increments a word in storage.

In this example it is assumed that the address of the word to be incremented is in GPR 3, the increment is in GPR 4, and the old value is returned in GPR 5.
```

loop:
lwarx r5,0,r3 \#load and reserve
add r0,r4,r5\#increment word
stwcx. r0,0,r3 \#store new value if still res'ved
bne- loop \#loop if lost reservation

```

\section*{Fetch and AND}

The "Fetch and AND" primitive atomically ANDs a value into a word in storage.

In this example it is assumed that the address of the word to be ANDed is in GPR 3, the value to AND into it is in GPR 4, and the old value is returned in GPR 5.
```

loop:
lwarx r5,0,r3 \#load and reserve
and r0,r4,r5\#AND word
stwcx. r0,0,r3 \#store new value if still res'ved
bne- loop \#loop if lost reservation

```

Note:
1. The sequence given above can be changed to perform another Boolean operation atomically on a word in storage, simply by changing the and instruction to the desired Boolean instruction (or, xor, etc.).

\section*{Test and Set}

This version of the "Test and Set" primitive atomically loads a word from storage, sets the word in storage to a nonzero value if the value loaded is zero, and sets the EQ bit of CR Field 0 to indicate whether the value loaded is zero.

In this example it is assumed that the address of the word to be tested is in GPR 3, the new value (nonzero) is in GPR 4, and the old value is returned in GPR 5.
```

loop:
lwarx r5,0,r3 \#load and reserve
cmpwi r5,0 \#done if word not equal to 0
bne- exit
stwcx. r4,0,r3 \#try to store non-0
bne- loop \#loop if lost reservation
exit: ...

```

\section*{Compare and Swap}

The "Compare and Swap" primitive atomically compares a value in a register with a word in storage, if they are equal stores the value from a second register into the word in storage, if they are unequal loads the word from storage into the first register, and sets the EQ bit of CR Field 0 to indicate the result of the comparison.

In this example it is assumed that the address of the word to be tested is in GPR 3, the comparand is in GPR 4 and the old value is returned there, and the new value is in GPR 5.
```

loop:
lwarx r6,0,r3 \#load and reserve
cmpw r4,r6 \#1st 2 operands equal?
bne- exit \#skip if not
stwcx. r5,0,r3 \#store new value if still res'ved
bne- loop \#loop if lost reservation
exit:
mr r4,r6 \#return value from storage

```

Notes:
1. The semantics given for "Compare and Swap" above are based on those of the IBM System/370 Compare and Swap instruction. Other architectures may define a Compare and Swap instruction differently.
2. "Compare and Swap" is shown primarily for pedagogical reasons. It is useful on machines that lack the better synchronization facilities provided by Iwarx and stwcx.. A major weakness of a Sys-tem/370-style Compare and Swap instruction is that, although the instruction itself is atomic, it checks only that the old and current values of the word being tested are equal, with the result that programs that use such a Compare and Swap to control a shared resource can err if the word has been modified and the old value subsequently restored. The sequence shown above has the same weakness.
3. In some applications the second bne- instruction and/or the \(\boldsymbol{m r}\) instruction can be omitted. The bne- is needed only if the application requires that if the EQ bit of CR Field 0 on exit indicates "not equal" then (r4) and (r6) are in fact not equal. The \(\boldsymbol{m r}\) is needed only if the application requires that if the comparands are not equal then the word from storage is loaded into the register with which it was compared (rather than into a third register). If either or both of these instructions is omitted, the resulting Compare and Swap does not obey System/370 semantics.

\section*{B. 2 Lock Acquisition and Release, and Related Techniques}

This section gives examples of how dependencies and the Synchronization instructions can be used to imple-
ment locks, import and export barriers, and similar constructs.

\section*{B.2.1 Lock Acquisition and Import Barriers}

An "import barrier" is an instruction or sequence of instructions that prevents storage accesses caused by instructions following the barrier from being performed before storage accesses that acquire a lock have been performed. An import barrier can be used to ensure that a shared data structure protected by a lock is not accessed until the lock has been acquired. A sync instruction can be used as an import barrier, but the approaches shown below will generally yield better performance because they order only the relevant storage accesses.

\section*{B.2.1.1 Acquire Lock and Import Shared Storage}

If Iwarx and stwcx. instructions are used to obtain the lock, an import barrier can be constructed by placing an isync instruction immediately following the loop containing the Iwarx and stwcx.. The following example uses the "Compare and Swap" primitive to acquire the lock.

In this example it is assumed that the address of the lock is in GPR 3, the value indicating that the lock is free is in GPR 4, the value to which the lock should be set is in GPR 5, the old value of the lock is returned in GPR 6, and the address of the shared data structure is in GPR 9.
```

loop:
lwarx r6,0,r3 \#load lock and reserve
cmpw r4,r6 \#skip ahead if
bne- wait \# lock not free
stwcx. r5,0,r3 \#try to set lock
bne- loop \#loop if lost reservation
isync \#import barrier
lwz r7,data1(r9)\#load shared data
wait... \#wait for lock to free

```

The second bne- does not complete until CRO has been set by the stwcx. The stwcx. does not set CR0 until it has completed (successfully or unsuccessfully). The lock is acquired when the stwcx. completes successfully. Together, the second bne- and the subsequent isync create an import barrier that prevents the load from "data1" from being performed until the branch has been resolved not to be taken.

If the shared data structure is in storage that is neither Write Through Required nor Caching Inhibited, an Iwsync<S> instruction can be used instead of the isync instruction. If Iwsync<S> is used, the load from "data1" may be performed before the stwcx.. But if the stwcx. fails, the second branch is taken and the Iwarx is re-executed. If the stwcx. succeeds, the value returned by the load from "data1" is valid even if the load is performed before the stwcx., because the Iwsync<S> ensures that the load is performed after the instance of the Iwarx that created the reservation used by the successful stwcx.

\section*{B.2.1.2 Obtain Pointer and Import Shared Storage}

If Iwarx and stwcx. instructions are used to obtain a pointer into a shared data structure, an import barrier is not needed if all the accesses to the shared data structure depend on the value obtained for the pointer. The following example uses the "Fetch and Add" primitive to obtain and increment the pointer.

In this example it is assumed that the address of the pointer is in GPR 3, the value to be added to the pointer is in GPR 4, and the old value of the pointer is returned in GPR 5.
```

loop:
lwarx r5,0,r3 \#load pointer and reserve
add r0,r4,r5\#increment the pointer
stwcx. r0,0,r3 \#try to store new value
bne- loop \#loop if lost reservation
lwz r7,data1(r5) \#load shared data

```

The load from "data1" cannot be performed until the pointer value has been loaded into GPR 5 by the Iwarx. The load from "data1" may be performed before the stwcx.. But if the stwcx. fails, the branch is taken and the value returned by the load from "data1" is discarded. If the stwcx. succeeds, the value returned by the load from "data1" is valid even if the load is performed before the stwcx., because the load uses the pointer value returned by the instance of the Iwarx that created the reservation used by the successful stwcx..

An isync instruction could be placed between the bneand the subsequent Iwz, but no isync is needed if all accesses to the shared data structure depend on the value returned by the Iwarx.

\section*{B.2.2 Lock Release and Export Barriers}

An "export barrier" is an instruction or sequence of instructions that prevents the store that releases a lock from being performed before stores caused by instructions preceding the barrier have been performed. An export barrier can be used to ensure that all stores to a shared data structure protected by a lock will be performed with respect to any other processor before the store that releases the lock is performed with respect to that processor.

\section*{B.2.2.1 Export Shared Storage and Release Lock}

A sync instruction can be used as an export barrier independent of the storage control attributes (e.g., presence or absence of the Caching Inhibited attribute) of the storage containing the shared data structure. Because the lock must be in storage that is neither Write Through Required nor Caching Inhibited, if the shared data structure is in storage that is Write Through Required or Caching Inhibited a sync instruction must be used as the export barrier.

In this example it is assumed that the shared data structure is in storage that is Caching Inhibited, the address of the lock is in GPR 3, the value indicating that the lock is free is in GPR 4, and the address of the shared data structure is in GPR 9.
```

stw r7,datal(r9)\#store shared data (last)
sync \#export barrier
stw r4,lock(r3)\#release lock

```

The sync ensures that the store that releases the lock will not be performed with respect to any other processor until all stores caused by instructions preceding the sync have been performed with respect to that processor.

\section*{B.2.2.2 <S>Export Shared Storage and Release Lock using Iwsync}

If the shared data structure is in storage that is neither Write Through Required nor Caching Inhibited, an lwsync instruction can be used as the export barrier. Using Iwsync rather than sync will yield better performance in most systems.

In this example it is assumed that the shared data structure is in storage that is neither Write Through Required nor Caching Inhibited, the address of the lock is in GPR 3, the value indicating that the lock is free is in GPR 4, and the address of the shared data structure is in GPR 9.
```

stw r7,datal(r9)\#store shared data (last)
lwsync \#export barrier
stw r4,lock(r3)\#release lock

```

The Iwsync ensures that the store that releases the lock will not be performed with respect to any other processor until all stores caused by instructions preceding the Iwsync have been performed with respect to that processor.

\section*{B.2.3 Safe Fetch}

If a load must be performed before a subsequent store (e.g., the store that releases a lock protecting a shared data structure), a technique similar to the following can be used.

In this example it is assumed that the address of the storage operand to be loaded is in GPR 3, the contents of the storage operand are returned in GPR 4, and the address of the storage operand to be stored is in GPR 5.
\[
\begin{array}{ll}
\text { lwz } & r 4,0(r 3) \text { \#load shared data } \\
\text { cmpw } & r 4, r 4 \quad \text { \#set CR0 to "equal" } \\
\text { bne- } & \$-8 \quad \text { \#branch never taken } \\
\text { stw } & r 7,0(r 5) \text { \#store other shared data }
\end{array}
\]

An alternative is to use a technique similar to that described in Section B.2.1.2, by causing the stw to depend on the value returned by the Iwz and omitting the cmpw and bne-. The dependency could be created by ANDing the value returned by the Iwz with zero and then adding the result to the value to be stored by the \(\boldsymbol{s t w}\). If both storage operands are in storage that is neither Write Through Required nor Caching Inhibited, another alternative is to replace the cmpw and bnewith an Iwsync<S> instruction.

\section*{B. 3 List Insertion}

This section shows how the Iwarx and stwcx. instructions can be used to implement simple insertion into a singly linked list. (Complicated list insertion, in which multiple values must be changed atomically, or in which the correct order of insertion depends on the contents of the elements, cannot be implemented in the manner shown below and requires a more complicated strategy such as using locks.)

The "next element pointer" from the list element after which the new element is to be inserted, here called the "parent element", is stored into the new element, so that the new element points to the next element in the list; this store is performed unconditionally. Then the address of the new element is conditionally stored into the parent element, thereby adding the new element to the list.

In this example it is assumed that the address of the parent element is in GPR 3, the address of the new element is in GPR 4, and the next element pointer is at offset 0 from the start of the element. It is also assumed that the next element pointer of each list element is in a reservation granule separate from that of the next element pointer of all other list elements.
```

loop:
lwarx r2,0,r3 \#get next pointer
stw r2,O(r4)\#store in new element
lwsync<S> or sync\#order stw before stwcx
stwcx. r4,0,r3 \#add new element to list
bne- loop \#loop if stwcx. failed

```

In the preceding example, if two list elements have next element pointers in the same reservation granule then, in a multiprocessor, "livelock" can occur. (Livelock is a state in which processors interact in a way such that no processor makes forward progress.)

If it is not possible to allocate list elements such that each element's next element pointer is in a different reservation granule, then livelock can be avoided by using the following, more complicated, sequence.
```

    lwz r2,0(r3)\#get next pointer
    loop1:
mr r5,r2 \#keep a copy
stw r2,0(r4)\#store in new element
sync \#order stw before stwcx.
and before lwarx
loop2:
lwarx r2,0,r3 \#get it again
cmpw r2,r5 \#loop if changed (someone
bne- loop1 \# else progressed)
stwcx. r4,0,r3 \#add new element to list
bne- loop2 \#loop if failed

```

In the preceding example, livelock is avoided by the fact that each processor re-executes the stw only if some other processor has made forward progress.

\section*{B. 4 Notes}
1. To increase the likelihood that forward progress is made, it is important that looping on Iwarx/stwex. pairs be minimized. For example, in the "Test and Set" sequence shown in Section B.1, this is achieved by testing the old value before attempting the store; were the order reversed, more stwcx. instructions might be executed, and reservations might more often be lost between the Iwarx and the stwcx.
2. The manner in which Iwarx and stwcx. are communicated to other processors and mechanisms, and between levels of the storage hierarchy within a given processor, is implementation-dependent. In some implementations performance may be improved by minimizing looping on a Iwarx instruction that fails to return a desired value. For example, in the "Test and Set" sequence shown in Section B.1, if the programmer wishes to stay in the loop until the word loaded is zero, he could change the "bne- exit" to "bne- loop". However, in some implementations better performance may be obtained by using an ordinary Load instruction to do the initial checking of the value, as follows.
```

loop:
lwz r5,0(r3)\#load the word
cmpwi r5,0 \#loop back if word
bne- loop \# not equal to 0
lwarx r5,0,r3 \#try again, reserving
cmpwi r5,0 \# (likely to succeed)
bne- loop
stwcx.r4,0,r3 \#try to store non-0
bne- loop \#loop if lost reserv'n

```
3. In a multiprocessor, livelock is possible if there is a Store instruction (or any other instruction that can clear another processor's reservation; see Section 1.7.3.1) between the Iwarx and the stwcx. of a Iwarx/stwcx. loop and any byte of the storage location specified by the Store is in the reservation granule. For example, the first code sequence shown in Section B. 3 can cause livelock if two list elements have next element pointers in the same reservation granule.

\section*{Book III-S:}

\section*{Power ISA Operating Environment Architecture - Server Environment}

\section*{Chapter 1. Introduction}
1.1 Overview. . . . . . . . . . . . . . . . . . . 393
1.2 Document Conventions ......... 393
1.2.1 Definitions and Notation . . . . . . 393
1.2.2 Reserved Fields. . . . . . . . . . . . . . 394
1.3 General Systems Overview . . . . . 394
1.4 Exceptions ..... 394
1.5 Synchronization. ..... 395
1.5.1 Context Synchronization ..... 395
1.5.2 Execution Synchronization ..... 395

\subsection*{1.1 Overview}

Chapter 1 of Book I describes computation modes, document conventions, a general systems overview, instruction formats, and storage addressing. This chapter augments that description as necessary for the Power ISA Operating Environment Architecture.

\subsection*{1.2 Document Conventions}

The notation and terminology used in Book I apply to this Book also, with the following substitutions.

■ For "system alignment error handler" substitute "Alignment interrupt".
- For "system data storage error handler" substitute "Data Storage interrupt", "Hypervisor Data Storage interrupt", "Data Segment interrupt", or "Hypervisor Data Segment interrupt," as appropriate.
■ For "system error handler" substitute "interrupt".
■ For "system floating-point enabled exception error handler" substitute "Floating-Point Enabled Exception type Program interrupt".
■ For "system illegal instruction error handler" substitute "Illegal Instruction type Program interrupt"
■ For "system instruction storage error handler" substitute "Instruction Storage interrupt", "Hypervisor Instruction Storage interrupt", "Instruction Segment interrupt", or "Hypervisor Instruction Segment interrupt", as appropriate.
■ For "system privileged instruction error handler" substitute "Privileged Instruction type Program interrupt".
■ For "system service program" substitute "System Call interrupt".

■ For "system trap handler" substitute "Trap type Program interrupt".

\subsection*{1.2.1 Definitions and Notation}

The definitions and notation given in Book I are augmented by the following.

\section*{- real page}

A unit of real storage that is aligned at a boundary that is a multiple of its size. The real page size is 4KB.
- context of a program

The processor state (e.g., privilege and relocation) in which the program executes. The context is controlled by the contents of certain System Registers, such as the MSR and SDR1, of certain lookaside buffers, such as the SLB and TLB, and of the Page Table.
- exception

An error, unusual condition, or external signal, that may set a status bit and may or may not cause an interrupt, depending upon whether the corresponding interrupt is enabled.
■ interrupt
The act of changing the machine state in response to an exception, as described in Chapter 6. "Interrupts" on page 459.
- trap interrupt

An interrupt that results from execution of a Trap instruction.
- Additional exceptions to the rule that the processor obeys the sequential execution model, beyond those described in the section entitled "Instruction Fetching" in Book I, are the following.
- A System Reset or Machine Check interrupt may occur. The determination of whether an
instruction is required by the sequential execution model is not affected by the potential occurrence of a System Reset or Machine Check interrupt. (The determination is affected by the potential occurrence of any other kind of interrupt.)
- A context-altering instruction is executed (Chapter 10. "Synchronization Requirements for Context Alterations" on page 489). The context alteration need not take effect until the required subsequent synchronizing operation has occurred.
- A Reference and Change bit is updated by the processor. The update need not be performed with respect to that processor until the required subsequent synchronizing operation has occurred.

■ "must"
If hypervisor software violates a rule that is stated using the word "must" (e.g., "this field must be set to 0 "), and the rule pertains to the contents of a hypervisor resource, to executing an instruction that can be executed only in hypervisor state, or to accessing storage in real addressing mode, the results are undefined, and may include altering resources belonging to other partitions, causing the system to "hang", etc.

\section*{- hardware}

Any combination of hard-wired implementation, emulation assist, or interrupt for software assistance. In the last case, the interrupt may be to an architected location or to an implementationdependent location. Any use of emulation assists or interrupts to implement the architecture is imple-mentation-dependent.
- privileged state and supervisor mode

Used interchangeably to refer to a processor state in which privileged facilities are available.
- problem state and user mode

Used interchangeably to refer to a processor state in which privileged facilities are not available.
■ /, I/, I/I, ... denotes a field that is reserved in an instruction, in a register, or in an architected storage table.
■ ?, ??, ???, ... denotes a field that is implementa-tion-dependent in an instruction, in a register, or in an architected storage table.

\subsection*{1.2.2 Reserved Fields}

Book I's description of the handling of reserved bits in System Registers, and of reserved values of defined fields of System Registers, applies also to the SLB. Book I's description of the handling of reserved values of defined fields of System Registers applies also to architected storage tables (e.g., the Page Table).

Some fields of certain architected storage tables may be written to automatically by the processor, e.g., Reference and Change bits in the Page Table. When the processor writes to such a table, the following rules are obeyed.

■ Unless otherwise stated, no defined field other than the one(s) the processor is specifically updating are modified.
- Contents of reserved fields are either preserved by the processor or written as zero.

\section*{Programming Note}

Software should set reserved fields in the SLB and in architected storage tables to zero, because these fields may be assigned a meaning in some future version of the architecture.

\subsection*{1.3 General Systems Overview}

The processor or processor unit contains the sequencing and processing controls for instruction fetch, instruction execution, and interrupt action. Most implementations also contain data and instruction caches. Instructions that the processing unit can execute fall into the following classes:

■ instructions executed in the Branch Processor
- instructions executed in the Fixed-Point Processor
- instructions executed in the Floating-Point Processor
- instructions executed in the Vector Processor

Almost all instructions executed in the Branch Processor, Fixed-Point Processor, Floating-Point Processor, and Vector Processor are nonprivileged and are described in Book I. Book II may describe additional nonprivileged instructions (e.g., Book II describes some nonprivileged instructions for cache management). Instructions related to the privileged state of the processor, control of processor resources, control of the storage hierarchy, and all other privileged instructions are described here or are implementation-dependent.

\subsection*{1.4 Exceptions}

The following augments the exceptions defined in Book I that can be caused directly by the execution of an instruction:
- the execution of a floating-point instruction when \(M S R_{F P}=0\) (Floating-Point Unavailable interrupt)

■ an attempt to modify a hypervisor resource when the processor is in privileged but non-hypervisor state (see Chapter 2), or an attempt to execute a hypervisor-only instruction (e.g., tlbie) when the processor is in privileged but non-hypervisor state
- the execution of a traced instruction (Trace interrupt)
■ the execution of a Vector instruction when the vector processor is unavailable (Vector Unavailable interrupt)

\subsection*{1.5 Synchronization}

The synchronization described in this section refers to the state of the processor that is performing the synchronization.

\subsection*{1.5.1 Context Synchronization}

An instruction or event is context synchronizing if it satisfies the requirements listed below. Such instructions and events are collectively called context synchronizing operations. The context synchronizing operations are the isync instruction, the System Linkage instructions, the \(\boldsymbol{m t m s r}[\mathbf{d}]\) instructions with \(L=0\), and most interrupts (see Section 6.4).
1. The operation causes instruction dispatching (the issuance of instructions by the instruction fetching mechanism to any instruction execution mechanism) to be halted.
2. The operation is not initiated or, in the case of isync, does not complete, until all instructions that precede the operation have completed to a point at which they have reported all exceptions they will cause.
3. The operation ensures that the instructions that precede the operation will complete execution in the context (privilege, relocation, storage protection, etc.) in which they were initiated, except that the operation has no effect on the context in which the associated Reference and Change bit updates are performed.
4. If the operation directly causes an interrupt (e.g., \(\boldsymbol{s c}\) directly causes a System Call interrupt) or is an interrupt, the operation is not initiated until no exception exists having higher priority than the exception associated with the interrupt (see Section 6.8).
5. The operation ensures that the instructions that follow the operation will be fetched and executed in the context established by the operation. (This requirement dictates that any prefetched instructions be discarded and that any effects and side effects of executing them out-of-order also be discarded, except as described in Section 5.5, "Performing Operations Out-of-Order".)

\section*{Programming Note}

A context synchronizing operation is necessarily execution synchronizing; see Section 1.5.2.

Unlike the Synchronize instruction, a context synchronizing operation does not affect the order in which storage accesses are performed.

Item 2 permits a choice only for isync (and sync and ptesync; see Section 1.5.2) because all other execution synchronizing operations also alter context.

\subsection*{1.5.2 Execution Synchronization}

An instruction is execution synchronizing if it satisfies items 2 and 3 of the definition of context synchronization (see Section 1.5.1). sync and ptesync are treated like isync with respect to item 2 (i.e., the conditions described in item 2 apply to the completion of sync and ptesync). Examples of execution synchronizing instructions include sync, ptesync, and mtmsrd.

An instruction is execution synchronizing if it satisfies items 2 and 3 of the definition of context synchronization (see Section 1.5.1). sync and ptesync are treated like isync with respect to item 2. The execution synchronizing instructions are sync, ptesync, the \(\boldsymbol{m t m s} \boldsymbol{r}[d]<S>\) instructions with \(L=1\), and all context synchronizing instructions.

\section*{Programming Note}

All context synchronizing instructions are execution synchronizing.

Unlike a context synchronizing operation, an execution synchronizing instruction does not ensure that the instructions following that instruction will execute in the context established by that instruction. This new context becomes effective sometime after the execution synchronizing instruction completes and before or at a subsequent context synchronizing operation.

\section*{Chapter 2. Logical Partitioning (LPAR)}
2.1 Overview. ..... 397
2.2 Logical Partitioning Control Register (LPCR) ..... 397
2.3 Real Mode Offset Register (RMOR). . ..... 399
2.4 Hypervisor Real Mode Offset Register
(HRMOR) ..... 3992.5 Logical PartitionIdentification Register (LPIDR)399
2.6 Other Hypervisor Resources ..... 399
2.7 Sharing Hypervisor Resources ..... 400
2.8 Hypervisor Interrupt Little-Endian
(HILE) Bit ..... 400

\subsection*{2.1 Overview}

The Logical Partitioning (LPAR) facility permits processors and portions of real storage to be assigned to logical collections called partitions, such that a program executing on a processor in one partition cannot interfere with any program executing on a processor in a different partition. This isolation can be provided for both problem state and privileged state programs, by using a layer of trusted software, called a hypervisor program (or simply a "hypervisor"), and the resources provided by this facility to manage system resources. (A hypervisor is a program that runs in hypervisor state; see below.)

The number of partitions supported is implementationdependent.

A processor is assigned to one partition at any given time. A processor can be assigned to any given partition without consideration of the physical configuration of the system (e.g., shared registers, caches, organization of the storage hierarchy), except that processors that share certain hypervisor resources may need to be assigned to the same partition; see Section 2.6. The registers and facilities used to control Logical Partitioning are listed below and described in the following subsections.

Except in the following subsections, references to the "operating system" in this document include the hypervisor unless otherwise stated or obvious from context.

\subsection*{2.2 Logical Partitioning Control Register (LPCR)}

The layout of the Logical Partitioning Control Register (LPCR) is shown in Figure 1 below.


Figure 1. Logical Partitioning Control Register
The contents of the LPCR control a number of aspects of the operation of the processor with respect to a logical partition. Below are shown the bit definitions for the LPCR.

\section*{Bit Description}

0:2 Virtualization Control (VC)
Controls the virtualization of partition memory. This field contains two subfields, VPM and ISL.

0:1 Virtualized Partition Memory (VPM)
This field controls whether VPM mode is enabled as specified below. (See Section 5.7.3.4, "Virtual Real Mode Addressing Mechanism" and Section 5.7.2, "Virtualized Partition Memory (VPM) Mode" for additional information on VPM mode.)

Bit Description

0 This bit controls whether VPM mode is enabled when address translation is disabled 0 - VPM mode disabled
1 - VPM mode enabled
1 This bit controls whether VPM mode is enabled when address translation is enabled
0 - VPM mode disabled
1 - VPM mode enabled
2 Ignore SLB Large Page Specification (ISL)
Controls whether ISL mode is enabled as specified below.
0 - ISL mode disabled
1 - ISL mode enabled
When ISL mode is enabled and address translation is enabled and the processor is not in hypervisor state, address translation is performed as if the contents of SLB \(_{\text {L||LP }}\) were \(0 b 000\). When address translation is disabled, the setting of the ISL bit has no effect. ISL mode has no effect on SLB, TLB, and ERAT entry invalidations caused by slbie, slbia, tlbia, tlbie, and slbie.

\section*{3:11 Reserved}

12:16 Virtual Real Mode Area Segment Descriptor (VRMASD)
When address translation is disabled and VPM \(_{0}=1\), the contents of this field specify the \(L\) and LP fields of the segment descriptor that apply for storage references to the virtualized real mode area (VRMA). See Section 5.7.3.4, "Virtual Real Mode Addressing Mechanism" for additional information. The definitions and allowed values of the \(L\) and LP fields are the same as for the corresponding fields in the segment descriptor. (See Section 5.7.7.) If \(\mathrm{VPM}_{0}=0\) or address translation is enabled, the setting of the VRMASD has no effect.

\section*{Bit Description}

\section*{0 Virtual Page Size Selector Bit \(\mathbf{0}\) (L) \\ 1:2 Reserved \\ 3:4 Virtual Page Size Selector Bits 1:2 (LP)}

\section*{Programming Note}

Reservea
34:37 Real Mode Limit Selector (RMLS)
The RMLS field specifies the largest effective address that can be used by partition software when address translation is disabled. The valid RMLS values are implementation-depen-
dent, and each value corresponds to a maximum effective address of \(2^{m}\), where \(m\) has a minimum value of 12 and a maximum value equal to the number of bits in the real address size supported by the implementation.

\section*{Interrupt Little-Endian (ILE)}

The contents of the ILE bit are copied into \(\mathrm{MSR}_{\mathrm{LE}}\) by interrupts that set MSR \({ }_{\mathrm{HV}}\) to 0 (see Section 6.5), to establish the Endian mode for the interrupt handler. \(\mathrm{MSR}_{\mathrm{HV}}\) to 1 or leave it unchanged.
\(61 \mathrm{LPES}_{1}\)
Controls how storage is accessed when address translation is disabled, and whether a subset of interrupts set \(\mathrm{MSR}_{\mathrm{HV}}\) to 1 .

\section*{Programming Note}

LPES \(_{1}=0\) provides an environment in which only the hypervisor can run with address translation disabled and in which all interrupts invoke the hypervisor. This value (along with \(M S R_{H V}=1\) ) can also be used in a system that is not partitioned, to permit the operating system to access all system resources.

Real Mode Caching Inhibited Bit (RMI)
The RMI bit affects the manner in which storage accesses are performed in hypervisor state when address translation is disabled (see Section 5.7.3.3 on page 424).

\section*{- Programming Note}

Because in real addressing mode all storage is not Caching Inhibited (unless the Real Mode Caching Inhibited bit is 1), software should not map a Caching Inhibited virtual page to storage that is treated as non-Guarded in real addressing mode. Doing so could permit storage locations in the virtual page to be copied into the cache, which could lead to violations of the requirement given in Section 5.8.2.2 on page 441 for changing the value of the I bit. See also Section 5.7.3.3.1 on page 424.

\section*{63 Hypervisor Decrementer Interrupt Conditionally Enable (HDICE)}

0 Hypervisor Decrementer interrupts are disabled.
1 Hypervisor Decrementer interrupts are enabled if permitted by \(\mathrm{MSR}_{\mathrm{EE}}, \mathrm{MSR}_{\mathrm{HV}}\), and \(M S R_{P R}\); see Section 6.5.12 on page 473.

See Section 5.7.3 on page 422 (including subsections) and Section 5.7.9 on page 437 for a description of how storage accesses are affected by the setting of LPES \({ }_{1}\), RMLS, and RMI. See Section 6.5 on page 466 for a description of how the setting of \(\operatorname{LPES}_{0: 1}\) affects the processing of interrupts.

\subsection*{2.3 Real Mode Offset Register (RMOR)}

The layout of the Real Mode Offset Register (RMOR) is shown in Figure 2 below.


Figure 2. Real Mode Offset Register
All other fields are reserved.
The supported RMO values are the non-negative multiples of \(2^{s}\), where \(2^{s}\) is the smallest implementationdependent limit value representable by the contents of the Real Mode Limit Selector field of the LPCR.

The contents of the RMOR affect how some storage accesses are performed as described in Section 5.7.3 on page 422 and Section 5.7.4 on page 426.

\subsection*{2.4 Hypervisor Real Mode Offset Register (HRMOR)}

The layout of the Hypervisor Real Mode Offset Register | (HRMOR) is shown in Figure 3 below.


Figure 3. Hypervisor Real Mode Offset Register
All other fields are reserved.
The supported HRMO values are the non-negative multiples of \(2^{r}\), where \(r\) is an implementation-dependent value and \(12 \leq r \leq 26\).

The contents of the HRMOR affect how some storage accesses are performed as described in Section 5.7.3 on page 422 and Section 5.7.4 on page 426.

\subsection*{2.5 Logical Partition Identification Register (LPIDR)}

The layout of the Logical Partition Identification Register (LPIDR) is shown in Figure 4 below.
\begin{tabular}{lll}
\hline & LPID & \\
\hline 32 & & 63 \\
Bits & Name & Description \\
32:63 & LPID & Logical Partition Identifier
\end{tabular}

Figure 4. Logical Partition Identification Register
The contents of the LPIDR identify the partition to which the processor is assigned, affecting operations necessary to manage the coherency of some translation lookaside buffers (see Section 5.10.1 on page 454 and Chapter 10 on page 489).
The supported LPID values consist of all non-negative values that are less than an implementation-dependent power of \(2,2^{q}\), where \(2^{q} \geq\) (the maximum number of processors in a system) \(\times 2\).

\section*{Programming Note}

On some implementations, software must prevent the execution of a tlbie instruction on any processor for which the contents of the LPIDR is the same as on the processor on which the LPIDR is being modified or is the same as the new value being written to the LPIDR. This restriction can be met with less effort if one partition identity is used only on processors on which no tlbie instruction is ever executed. This partition can be thought of as the transfer partition used exclusively to move a processor from one partition to another.

\subsection*{2.6 Other Hypervisor Resources}

In addition to the resources described above, the following resources are hypervisor resources, accessible to software only when the processor is in hypervisor state.
- All implementation-specific resources, including implementation-specific registers (e.g., "HID" registers), that control hardware functions or affect the results of instruction execution. Examples include resources that disable caches, disable hardware error detection, set breakpoints, control power management, or significantly affect performance.
- ME bit of the MSR

■ DABR, DABRX, EAR (if implemented), HDAR, HDSISR, Hypervisor Decrementer, PIR, PURR, SDR1, and Time Base. (Note: Although the Time Base and the PURR can be altered only by a hypervisor program, the Time Base can be read by all programs and the PURR can be read when the processor is in privileged state.)

The contents of a hypervisor resource can be modified by the execution of an instruction (e.g., mtspr) only in hypervisor state \(\left(\mathrm{MSR}_{\mathrm{HV}} \mathrm{PR}=0 \mathrm{~b} 10\right)\). Whether an attempt to modify the contents of a given hypervisor resource, other than \(\mathrm{MSR}_{\text {ME }}\), in privileged but nonhypervisor state \(\left(\mathrm{MSR}_{H V} P R=0 b 00\right)\) is ignored (i.e., treated as a no-op) or causes a Privileged Instruction type Program interrupt is implementation-dependent. An attempt to modify \(\mathrm{MSR}_{\text {ME }}\) in privileged but nonhypervisor state is ignored (i.e., the bit is not changed).
The tlbie, tlbiel, tlbia, and tlbsync instructions can be executed only in hypervisor state; see the descriptions of these instructions on pages 450 and 453.

\section*{Programming Note}

Because the SPRs listed above are privileged for writing, an attempt to modify the contents of any of these SPRs in problem state ( \(M S R_{P R}=1\) ) using mtspr causes a Privileged Instruction type Program exception, and similarly for \(\mathrm{MSR}_{\text {ME }}\).

\subsection*{2.7 Sharing Hypervisor Resources}

Some hypervisor resources may be shared among processors. Programs that modify these resources must be aware of this sharing, and must allow for the fact that changes to these resources may affect more than one processor. The following resources may be shared among processors.
- RMOR (see Section 2.3.)
- HRMOR (see Section 2.4.)

■ LPIDR (see Section 2.5.)
- PVR (see Section 4.3.1.)
- SDR1 (see Section 5.7.7.2.)
- Time Base (see Section 7.2.)
- Hypervisor Decrementer (see Section 7.4.)
- certain implementation-specific registers

The set of resources that are shared is implementationdependent.

Processors that share any of the resources listed above, with the exception of the PIR and the HRMOR, must be in the same partition.
For each field of the LPCR except the RMI field and the HDICE field, software must ensure that the contents of the field are identical among all processors that are in the same partition and are in a state such that the con-
tents of the field could have side effects. (E.g., software must ensure that the contents of LPCR \({ }_{\text {LPES }}\) are identical among all processors that are in the same partition and are not in hypervisor state.) For the HDICE field, software must ensure that the contents of the field are identical among all processors that share the Hypervisor Decrementer and are in a state such that the contents of the field could have side effects. (There are no identity requirements for the RMI field.)

\subsection*{2.8 Hypervisor Interrupt LittleEndian (HILE) Bit}

The Hypervisor Interrupt Little-Endian (HILE) bit is a bit in an implementation-dependent register or similar mechanism. The contents of the HILE bit are copied into \(\mathrm{MSR}_{\mathrm{LE}}\) by interrupts that set \(\mathrm{MSR}_{\mathrm{HV}}\) to 1 (see Section 6.5), to establish the Endian mode for the interrupt handler. The HILE bit is set, by an implementationdependent method, during system initialization, and cannot be modified after system initialization.

The contents of the HILE bit must be the same for all processors under the control of a given instance of the hypervisor; otherwise all results are undefined.

\section*{Chapter 3. Branch Processor}

\subsection*{3.1 Branch Processor Overview \\ 401}
3.2 Branch Processor Registers ..... 401
3.2.1 Machine State Register ..... 401

\subsection*{3.3 Branch Processor Instructions 404}
3.3.1 System Linkage Instructions ..... 404

\subsection*{3.1 Branch Processor Overview}

This chapter describes the details concerning the registers and the privileged instructions implemented in the Branch Processor that are not covered in Book I.

\subsection*{3.2 Branch Processor Registers}

\subsection*{3.2.1 Machine State Register}

The Machine State Register (MSR) is a 64-bit register. This register defines the state of the processor. On interrupt, the MSR bits are altered in accordance with Figure 37 on page 466. The MSR can also be modified by the mtmsr[d], rfid, and hrfid instructions. It can be read by the mfmsr instruction.


Figure 5. Machine State Register
Below are shown the bit definitions for the Machine State Register.

Bit Description
\(0 \quad\) Sixty-Four-Bit Mode (SF)
0 The processor is in 32-bit mode.
1 The processor is in 64-bit mode.
1:2 Reserved
3 Hypervisor State (HV)
0 The processor is not in hypervisor state.
1 If \(M S R_{P R}=0\) the processor is in hypervisor state; otherwise the processor is not in hypervisor state.

\section*{Programming Note}

The privilege state of the processor is determined by \(M S R_{H V}\) and MSR PR , as follows.
\begin{tabular}{cll} 
HV & PR & \\
0 & 0 & privileged \\
0 & 1 & problem \\
1 & 0 & privileged and hypervisor \\
1 & 1 & problem
\end{tabular}
\(\mathrm{MSR}_{H V}\) can be set to 1 only by the System Call instruction and some interrupts. It can be set to 0 only by rfid and hrfid.

Reserved
Vector Available (VEC) [Category: Vector]
0 The processor cannot execute any vector instructions, including vector loads, stores, and moves.
1 The processor can execute vector instructions.

Reserved
Reserved

\section*{External Interrupt Enable (EE)}

0 External and Decrementer interrupts are disabled.
1 External and Decrementer interrupts are enabled.

This bit also affects whether Hypervisor Decrementer interrupts are enabled; Section 6.5.12 on page 473.
Problem State (PR)
0 The processor is in privileged state.
1 The processor is in problem state.

Floating-Point Exception Mode 1 (FE1)
[Category: Floating-Point]
See below.
Floating-Point Available (FP)
[Category: Floating-Point]
0 The processor cannot execute any float-ing-point instructions, including floatingpoint loads, stores, and moves.
1 The processor can execute floating-point instructions.

Machine Check Interrupt Enable (ME)
0 Machine Check interrupts are disabled.
1 Machine Check interrupts are enabled.
This bit is a hypervisor resource; see Chapter 2., "Logical Partitioning (LPAR)", on page 397.

> - Programming Note
> The only instructions that can alter MSR \(_{\mathrm{ME}}\) are rfid and hrfid.

Floating-Point Exception Mode 0 (FE0)
[Category: Floating-Point]
See below.
Ingle-Step Trace Enable (SE)
[Category: Trace]
0 The processor executes instructions normally.
1 The processor generates a Single-Step type Trace interrupt after successfully completing the execution of the next instruction, unless that instruction is hrfid or rfid, which are never traced. Successful completion means that the instruction caused no other interrupt.
Branch Trace Enable (BE)
[Category: Trace]
0 The processor executes branch instructions normally.
1 The processor generates a Branch type Trace interrupt after completing the execution of a branch instruction, whether or not the branch is taken.

Branch tracing need not be supported on all implementations that support the Trace category. If the function is not implemented, this bit is treated as reserved.

58 Instruction Relocate (IR)
0 Instruction address translation is disabled.
1 Instruction address translation is enabled.

\section*{Programming Note}

See the Programming Note in the definition of MSR \({ }_{\text {PR }}\).

Data Relocate (DR)
0 Data address translation is disabled. Effective Address Overflow (EAO) (see Book I) does not occur.
1 Data address translation is enabled. EAO causes a Data Storage interrupt.

\section*{Programming Note}

See the Programming Note in the definition of MSR PR.

60 Reserved
61 Performance Monitor Mark (PMM)
[Category: Server.Performance Monitor]
See Appendix B of Book III-S.
62 Recoverable Interrupt (RI)
0 Interrupt is not recoverable.
1 Interrupt is recoverable.
Additional information about the use of this bit is given in Sections 6.4.3, "Interrupt Processing" on page 463, 6.5.1, "System Reset Interrupt" on page 466, and 6.5.2, "Machine Check Interrupt" on page 467.
63
Little-Endian Mode (LE)
0 The processor is in Big-Endian mode.
1 The processor is in Little-Endian mode.

\section*{Programming Note}

The only instructions that can alter MSR \(_{\text {LE }}\) are rfid and hrfid.

The Floating-Point Exception Mode bits FE0 and FE1 are interpreted as shown below. For further details see Book I.
\begin{tabular}{ccl} 
FE0 & FE1 & Mode \\
0 & 0 & Ignore Exceptions \\
0 & 1 & Imprecise Nonrecoverable \\
1 & 0 & Imprecise Recoverable \\
1 & 1 & Precise
\end{tabular}

\subsection*{3.3 Branch Processor Instructions}

\subsection*{3.3.1 System Linkage Instructions}

These instructions provide the means by which a program can call upon the system to perform a service, and by which the system can return from performing a service or from processing an interrupt.

The System Call instruction is described in Book I, but only at the level required by an application programmer. A complete description of this instruction appears below.

\section*{System Call SC-form}
sc LEV
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline 17 & /// & /// & // & LEV & // & 1 & / \\
\hline 0 & 6 & 11 & 16 & 20 & 27 & 30 & 31 \\
\hline
\end{tabular}
```

SRRO }\mp@subsup{\leftarrow}{iea}{\mathrm{ CIA + 4}
SRR1 33:36 42:47 }\leftarrow
SRR1 0:32 37:41 48:63 }\leftarrow\mp@subsup{MSR}{0:32 37:41 48:63}{0
MSR \leftarrow new_value (see below)
NIA }\leftarrow0\times0000_0000_0000_0C00

```

The effective address of the instruction following the System Call instruction is placed into SRR0. Bits 0:32, 37:41, and \(48: 63\) of the MSR are placed into the corresponding bits of SRR1, and bits 33:36 and 42:47 of SRR1 are set to zero.

Then a System Call interrupt is generated. The interrupt causes the MSR to be set as described in Section 6.5, "Interrupt Definitions" on page 466. The setting of the MSR is affected by the contents of the LEV field. LEV values greater than 1 are reserved. Bits 0:5 of the LEV field (instruction bits 20:25) are treated as a reserved field.

The interrupt causes the next instruction to be fetched from effective address 0x0000_0000_0000_0C00.
This instruction is context synchronizing.

\section*{Special Registers Altered:}

SRR0 SRR1 MSR

\section*{Programming Note}

If \(\mathrm{LEV}=1\) the hypervisor is invoked.
If \(\mathrm{LPES}_{1}=1\), executing this instruction with \(\mathrm{LEV}=1\) is the only way that executing an instruction can cause hypervisor state to be entered.
Because this instruction is not privileged, it is possible for application software to invoke the hypervisor. However, such invocation should be considered a programming error.

\section*{Programming Note}
sc serves as both a basic and an extended mnemonic. The Assembler will recognize an sc mnemonic with one operand as the basic form, and an sc mnemonic with no operand as the extended form. In the extended form the LEV operand is omitted and assumed to be 0 .

\section*{Return From Interrupt Doubleword XL-form}
rfid

\(\mathrm{MSR}_{51} \leftarrow\left(\mathrm{MSR}_{3} \& \mathrm{SRR}_{51}\right) \mid\left(\left(\neg \mathrm{MSR}_{3}\right) \& \mathrm{MSR}_{51}\right)\)
\(\mathrm{MSR}_{3} \leftarrow \mathrm{MSR}_{3} \& \mathrm{SRR}_{3}\)
MSR \(_{48} \leftarrow\) SRR1 \(_{48} \mid\) SRR1 \(_{49}\)
MSR \(_{58} \leftarrow\) SRR1 \(_{58}\) SRR1 \(_{49}\)
MSR \(_{59} \leftarrow\) SRR1 \(_{59} \mid\) SRR1 \(_{49}\)
MSR \(_{0: 2}\) 4:32 37:41 49:50 52:57 60:63 \(\leftarrow \operatorname{SRR}_{0}\) 0:2 4:32 37:41 49:50 52:57 60:63
NIA \(\leftarrow_{\text {iea }} \mathrm{SRRO}_{0}: 61| | 0 \mathrm{Ob0} 0\)
If \(\mathrm{MSR}_{3}=1\) then bits 3 and 51 of SRR1 are placed into the corresponding bits of the MSR. The result of ORing bits 48 and 49 of SRR1 is placed into MSR \(_{48}\). The result of ORing bits 58 and 49 of SRR1 is placed into \(M_{58} R_{58}\). The result of ORing bits 59 and 49 of SRR1 is placed into \(\mathrm{MSR}_{59}\). Bits 0:2, 4:32, 37:41, 49:50, 52:57, and \(60: 63\) of SRR1 are placed into the corresponding bits of the MSR.

If the new MSR value does not enable any pending exceptions, then the next instruction is fetched, under control of the new MSR value, from the address \(\mathrm{SRRO}_{0: 61}| | 0 \mathrm{~b} 00\) (when \(\mathrm{SF}=1\) in the new MSR value) or \({ }^{32} 0\left\|\mathrm{SRRO}_{32: 61}\right\| 0 \mathrm{~b} 00\) (when \(\mathrm{SF}=0\) in the new MSR value). If the new MSR value enables one or more pending exceptions, the interrupt associated with the highest priority pending exception is generated; in this case the value placed into SRRO or HSRRO by the interrupt processing mechanism (see Section 6.4.3) is the address of the instruction that would have been executed next had the interrupt not occurred.

This instruction is privileged and context synchronizing.

\section*{Special Registers Altered: MSR}

\section*{Programming Note}

If this instruction sets \(M S R_{P R}\) to 1 , it also sets \(M^{M S R} R_{E E}, M S R_{I R}\), and \(M S R_{D R}\) to 1 .

\section*{Hypervisor Return From Interrupt Doubleword \\ XL-form}
hrfid
\begin{tabular}{|l|l|l|l|l|ll|l|}
\hline \multicolumn{1}{|c|}{19} & \multicolumn{1}{c|}{ /// } & \multicolumn{1}{|c|}{\(/ / /\)} & \multicolumn{2}{|c|}{274} & \(/\) \\
0 & & 6 & & 11 & 16 & 21 & \\
31 \\
\hline
\end{tabular}
\[
\begin{aligned}
& \mathrm{MSR}_{48} \leftarrow \mathrm{HSRR}_{48} \mid \mathrm{HSRR}_{49} \\
& \mathrm{MSR}_{58} \leftarrow \mathrm{HSRR}_{58} \mid \mathrm{HSRR}_{49} \\
& \mathrm{MSR}_{59} \leftarrow \mathrm{HSRR}_{59} \mid \mathrm{HSRR}_{49} \\
& \text { MSR }_{0}: 32 \text { 37:41 49:57 60:63 } \leftarrow \text { HSRR1 }_{0: 32} \text { 37:41 49:57 60:63 } \\
& \text { NIA } \leftarrow_{\text {iea }} \operatorname{HSRRO}_{0: 61}| | 0 \mathrm{ObO}
\end{aligned}
\]

The result of ORing bits 48 and 49 of HSRR1 is placed into \(\mathrm{MSR}_{48}\). The result of ORing bits 58 and 49 of HSRR1 is placed into \(\mathrm{MSR}_{58}\). The result of ORing bits 59 and 49 of HSRR1 is placed into \(M S R_{59}\). Bits 0:32, 37:41, 49:57, and 60:63 of HSRR1 are placed into the corresponding bits of the MSR.
If the new MSR value does not enable any pending exceptions, then the next instruction is fetched, under control of the new MSR value, from the address \(\operatorname{HSRRO}_{0: 61}| | 0 b 00\) (when \(\mathrm{SF}=1\) in the new MSR value) or \({ }^{32} 0| | H S R R O_{32: 61}| | ~ 0 b 00 ~(w h e n ~ S F=0 ~ i n ~ t h e ~ n e w ~\) MSR value). If the new MSR value enables one or more pending exceptions, the interrupt associated with the highest priority pending exception is generated; in this case the value placed into SRRO or HSRRO by the interrupt processing mechanism (see Section 6.4.3) is the address of the instruction that would have been executed next had the interrupt not occurred.
This instruction is privileged and context synchronizing, and can be executed only in hypervisor state. If it is executed in privileged but non-hypervisor state either a Privileged Instruction type Program interrupt occurs or the results are boundedly undefined.

\section*{Special Registers Altered: MSR}

\section*{Programming Note}

If this instruction sets \(M S R_{P R}\) to 1 , it also sets \(M_{R E E}, M_{\text {IR }}\), and \(M S R_{D R}\) to 1 .

\section*{Chapter 4. Fixed-Point Processor}

\subsection*{4.1 Fixed-Point Processor Overview. \\ 407}
4.2 Special Purpose Registers ..... 407
4.3 Fixed-Point Processor Registers ..... 407
4.3.1 Processor Version Register ..... 407
4.3.2 Processor Identification Register ..... 407
4.3.3 Control Register ..... 408
4.3.4 Program Priority Register ..... 408
4.3.5 Software-use SPRs ..... 409
4.4 Fixed-Point Processor Instructions 4104.4.1 Fixed-Point Storage Access Instruc-tions [Category: Load/Store Quadword] . .410
4.4.2 OR Instruction ..... 411
4.4.3 Move To/From System Register Instructions ..... 411

\subsection*{4.1 Fixed-Point Processor Overview}

This chapter describes the details concerning the registers and the privileged instructions implemented in the Fixed-Point Processor that are not covered in Book I.

\subsection*{4.2 Special Purpose Registers}

Special Purpose Registers (SPRs) are read and written using the mfspr (page 414) and mtspr (page 413) instructions. Most SPRs are defined in other chapters of this book; see the index to locate those definitions.

\subsection*{4.3 Fixed-Point Processor Registers}

\subsection*{4.3.1 Processor Version Register}

The Processor Version Register (PVR) is a 32-bit readonly register that contains a value identifying the version and revision level of the processor. The contents of the PVR can be copied to a GPR by the mfspr instruction. Read access to the PVR is privileged; write access is not provided.
\begin{tabular}{|l|l|}
\hline Version & \multicolumn{1}{|c|}{ Revision } \\
\hline 32 & 48 \\
\hline
\end{tabular}

Figure 6. Processor Version Register

The PVR distinguishes between processors that differ in attributes that may affect software. It contains two fields.

Version A 16-bit number that identifies the version of the processor. Different version numbers indicate major differences between processors, such as which categories are supported.
Revision A 16-bit number that distinguishes between implementations of the version. Different revision numbers indicate minor differences between processors having the same version number, such as clock rate and Engineering Change level.

Version numbers are assigned by the Power ISA process. Revision numbers are assigned by an implemen-tation-defined process.

\subsection*{4.3.2 Processor Identification Register}

The Processor Identification Register (PIR) is a 32-bit register that contains a value that can be used to distinguish the processor from other processors in the system. The contents of the PIR can be copied to a GPR by the mfspr instruction. Read access to the PIR is
privileged; write access, if provided, is implementationdependent.
\begin{tabular}{|lll|}
\hline \multicolumn{3}{|c|}{ PROCID } \\
\hline 32 & & 63 \\
Bits & Name & Description \\
\(0: 31\) & PROCID & Processor ID
\end{tabular}

Figure 7. Processor Identification Register
The means by which the PIR is initialized are imple-mentation-dependent.

The PIR is a hypervisor resource; see Chapter 2.

\subsection*{4.3.3 Control Register}

The Control Register (CTRL) is a 32 -bit register that controls an external I/O pin. This signal may be used for the following:
- driving the RUN Light on a system operator panel
- External interrupt routing

■ Performance Monitor Counter incrementing (see Appendix B)
\begin{tabular}{lll|}
\hline & \multicolumn{1}{|c|}{\(/ / /\)} & RUN \\
\hline 32 & & 63 \\
Bit & Name & Description \\
63 & RUN & Run state bit
\end{tabular}

All other fields are implementation-dependent.
Figure 8. Control Register
The CTRL RUN can be used by the operating system to indicate when the processor is doing useful work.

The contents of the CTRL can be written by the mtspr instruction and read by the mfspr instruction. Write access to the CTRL is privileged. Reads can be performed in privileged or problem state.

\subsection*{4.3.4 Program Priority Register}

The Program Priority Register (PPR) is a 64-bit register that controls the program's priority. The layout of the PPR is shown in Figure 9. A subset of the PRI values may be set by problem state programs (see Section 3.2.3 of Book I).
\begin{tabular}{|l|l|l|l|}
\hline I/I & PRI & I/I & \multicolumn{1}{c|}{ imp-specific } \\
\hline 0 & 11 & 14 &
\end{tabular}

\section*{Bit(s) Description}

11:13 Program Priority (PRI)
001 very low
010 low
011 medium low
100 medium (normal)
101 medium high
110 high
111 very high
44:63 Implementation-specific
Figure 9. Program Priority Register

\subsection*{4.3.5 Software-use SPRs}

Software-use SPRs are 64-bit registers provided for use by software.
\begin{tabular}{|l|}
\hline SPRG0 \\
\hline SPRG1 \\
\hline SPRG2 \\
\hline 0
\end{tabular}

Figure 10. Software-use SPRs
SPRG0, SPRG1, and SPRG2 are privileged registers. SPRG3 is a privileged register except that the contents may be copied to a GPR in Problem state when accessed using the mfspr instruction.

\section*{Programming Note}

Neither the contents of the SPRGs, nor accessing them using mtspr or mfspr, has a side effect on the operation of the processor. One or more of the registers is likely to be needed by non-hypervisor interrupt handler programs (e.g., as scratch registers and/or pointers to per processor save areas).

Operating systems must ensure that no sensitive data are left in SPRG3 when a problem state program is dispatched, and operating systems for secure systems must ensure that SPRG3 cannot be used to implement a "covert channel" between problem state programs. These requirements can be satisfied by clearing SPRG3 before passing control to a program that will run in problem state.

HSPRG0 and HSPRG1 are 64-bit registers provided for use by hypervisor programs.
\begin{tabular}{|l|l|}
\hline \multicolumn{4}{|c|}{ HSPRG0 } \\
\hline 0 & HSPRG1 \\
\hline 0
\end{tabular}

Figure 11. SPRs for use by hypervisor programs

\section*{Programming Note}

Neither the contents of the HSPRGs, nor accessing them using mtspr or mfspr, has a side effect on the operation of the processor. One or more of the registers is likely to be needed by hypervisor interrupt handler programs (e.g., as scratch registers and/or pointers to per processor save areas).

\subsection*{4.4 Fixed-Point Processor Instructions}

\subsection*{4.4.1 Fixed-Point Storage Access Instructions [Category: Load/Store Quadword]}

\section*{Load Quadword}
Iq
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 56 & RT, DQ(RA) \\
0 & & 6 & & RA & & DQ \\
\hline 11 & 16 & & \(/ /\) \\
\hline 0 & 31 \\
\hline
\end{tabular}
```

if RA = 0 then b \&
else b
EA \leftarrow b + EXTS(DQ || 0b0000)
RT}\leftarrowMEM(EA, 8
GPR (RT+1) \leftarrowMEM (EA+8, 8)

```

Let the effective address (EA) be the sum (RA|O)+ (DQ||0b0000). The quadword in storage addressed by EA is loaded into registers RT and RT+1, in increasing order of storage address and register number.
EA must be a multiple of 16 . If it is not, an Alignment interrupt occurs.

If RT is odd or RT=RA, the instruction form is invalid. If RT=RA, an attempt to execute this instruction causes an Illegal Instruction type Program interrupt. (The \(R T=R A\) case includes the case of \(R T=R A=0\).)

This instruction is not supported in Little-Endian mode. Execution of this instruction in Little-Endian mode causes either an Alignment interrupt or the results are boundedly undefined.

This instruction is privileged.
Store Quadword DS-form
stq
\begin{tabular}{|c|c|c|cc|c|}
\hline 62 & RS, DS(RA) \\
0 & 6 & 11 & RA & & DS \\
\hline
\end{tabular}
```

if RA = 0 then b \leftarrow
else b
EA }\leftarrow\textrm{b}+\operatorname{EXTS}(DS||0b00
MEM(EA, 8) \leftarrowRS
MEM (EA+8, 8) \leftarrowGPR(RS+1)

```

Let the effective address (EA) be the sum (RA|O)+ ( \(\mathrm{DS} \| \mathrm{Ob} 00\) ). ( RS ) and ( \(\mathrm{RS}+1\) ) are stored into the quadword in storage addressed by EA, in increasing order of storage address and register number.
EA must be a multiple of 16 . If it is not, an Alignment interrupt occurs.

If \(R S\) is odd, the instruction form is invalid.
This instruction is not supported in Little-Endian mode. Execution of this instruction in Little-Endian mode causes either an Alignment interrupt or the results are boundedly undefined.
This instruction is privileged.

\section*{Special Registers Altered:}

None

\section*{Special Registers Altered:}

None

\subsection*{4.4.2 OR Instruction}
or \(R x, R x, R x\) can be used to set PPR \(R_{\text {PRI }}\) (see Section 4.3.4) as shown in Figure 12. PPRRPRI \(^{\text {remains }}\) unchanged if the privilege state of the processor executing the instruction is lower than the privilege indicated in the figure. (The encodings available to application programs are also shown in Book I.)
\begin{tabular}{|c|c|l|c|}
\hline Rx & PPR \(_{\text {PRI }}\) & Priority & Privileged \\
\hline 31 & 001 & very low & yes \\
\hline 1 & 010 & low & no \\
\hline 6 & 011 & medium low & no \\
\hline 2 & 100 & medium (normal) & no \\
\hline 5 & 101 & medium high & yes \\
\hline 3 & 110 & high & yes \\
\hline 7 & 111 & very high & hypv \\
\hline
\end{tabular}

Figure 12. Priority levels for or \(R x, R x, R x\)

\subsection*{4.4.3 Move To/From System Register Instructions}

The Move To Special Purpose Register and Move From Special Purpose Register instructions are described in Book I, but only at the level available to an application programmer. For example, no mention is made there of registers that can be accessed only in privileged state. The descriptions of these instructions given below extend the descriptions given in Book I, but do not list Special Purpose Registers that are implementationdependent. In the descriptions of these instructions given below, the "defined" SPR numbers are the SPR numbers shown in the figure for the instruction and the implementation-specific SPR numbers that are implemented, and similarly for "defined" registers.

\section*{Extended mnemonics}

Extended mnemonics are provided for the mtspr and \(m f s p r\) instructions so that they can be coded with the SPR name as part of the mnemonic rather than as a numeric operand. See AppendixA, "Assembler Extended Mnemonics" on page 493.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{decimal} & SPR \({ }^{1}\) & \multirow[t]{2}{*}{Register Name} & \multicolumn{2}{|l|}{Privileged} & \multirow[t]{2}{*}{Length (bits)} & \multirow[t]{2}{*}{Cat \({ }^{2}\)} \\
\hline & \(\mathbf{s p r}_{5: 9} \mathbf{s p r}_{0: 4}\) & & mtspr & mfspr & & \\
\hline 1 & 0000000001 & XER & no & no & 64 & B \\
\hline 8 & 0000001000 & LR & no & no & 64 & B \\
\hline 9 & 0000001001 & CTR & no & no & 64 & B \\
\hline 18 & 0000010010 & DSISR & yes & yes & 32 & S \\
\hline 19 & 0000010011 & DAR & yes & yes & 64 & S \\
\hline 22 & 0000010110 & DEC & yes & yes & 32 & B \\
\hline 25 & 0000011001 & SDR1 & \(\mathrm{hypv}^{3}\) & yes & 64 & S \\
\hline 26 & 0000011010 & SRR0 & yes & yes & 64 & B \\
\hline 27 & 0000011011 & SRR1 & yes & yes & 64 & B \\
\hline 29 & 0000011101 & AMR & yes & yes & 64 & S \\
\hline 136 & 0010001000 & CTRL & - & no & 32 & S \\
\hline 152 & 0010011000 & CTRL & yes & & 32 & S \\
\hline 256 & 0100000000 & VRSAVE & no & no & 32 & V \\
\hline 259 & 0100000011 & SPRG3 & & no & 64 & B \\
\hline 268 & 0100001100 & TB & & no & 64 & B \\
\hline 269 & 0100001100 & TBU & & no & 32 & B \\
\hline 272-275 & 01000 100xx & SPRG[0-3] & yes & yes & 64 & B \\
\hline 282 & 0100011010 & EAR & \(\mathrm{hypv}^{3}\) & yes & 32 & EC \\
\hline 284 & 0100011100 & TBL & \(h^{\text {hypv }}{ }^{3}\) & - & 32 & B \\
\hline 285 & 0100011101 & TBU & \(h^{\text {hyp }}{ }^{3}\) & & 32 & B \\
\hline 286 & 0100011110 & TBU40 & hypv & & 64 & S \\
\hline 287 & 0100011111 & PVR & & yes & 32 & B \\
\hline 304 & 0100110000 & HSPRG0 & hypv \(^{3}\) & \(\mathrm{hypv}^{3}\) & 64 & S \\
\hline 305 & 0100110001 & HSPRG1 & \(\mathrm{hypv}^{3}\) & hypv \({ }^{3}\) & 64 & S \\
\hline 306 & 0100110010 & HDSISR & \(h^{\text {hypv }}{ }^{3}\) & \(\mathrm{hypv}^{3}\) & 32 & B \\
\hline 307 & 0100110011 & HDAR & \(h^{\text {hypv }}{ }^{3}\) & \(h^{\text {hypv }}{ }^{3}\) & 64 & B \\
\hline 309 & 0100110101 & PURR & hypv \(^{3}\) & yes & 64 & S \\
\hline 310 & 0100110110 & HDEC & \(h^{\text {hyp }}{ }^{3}\) & yes & 32 & S \\
\hline 312 & 0100111000 & RMOR & hypv \({ }^{3}\) & \(h^{\text {ypp }}{ }^{3}\) & 64 & S \\
\hline 313 & 0100111001 & HRMOR & \(h^{\text {hypv }}{ }^{3}\) & hypv \({ }^{3}\) & 64 & S \\
\hline 314 & 0100111010 & HSRR0 & \(h^{\text {hyp }}{ }^{3}\) & hypv \({ }^{3}\) & 64 & S \\
\hline 315 & 0100111011 & HSRR1 & \(\mathrm{hypv}^{3}\) & \(\mathrm{hypv}^{3}\) & 64 & S \\
\hline 318 & 0100111110 & LPCR & \(h^{\text {hypv }}{ }^{3}\) & hypv \({ }^{3}\) & 64 & S \\
\hline 319 & 0100111111 & LPIDR & \(h^{\text {hyp }}{ }^{3}\) & \(\mathrm{hypv}^{3}\) & 32 & S \\
\hline 768-783 & 11000 0xxxx & perf_mon & & no & 64 & S.PM \\
\hline 784-799 & 11000 1xxxx & perf_mon & yes & yes & 64 & S.PM \\
\hline 896 & 1110000000 & PPR & no & no & 64 & S \\
\hline 1013 & 1111110101 & DABR & \(h^{\text {hypv }}{ }^{3}\) & yes & 64 & S \\
\hline 1015 & 1111110111 & DABRX & hypv \(^{3}\) & yes & 64 & S \\
\hline 1023 & 1111111111 & PIR & & yes & 32 & S \\
\hline \multicolumn{7}{|l|}{\begin{tabular}{l}
This register is not defined for this instruction. \\
Note that the order of the two 5-bit halves of the SPR number is reversed. See Section 1.3.5 of Book I. \\
3 This register is a hypervisor resource, and can be modified by this instruction only in hypervisor state (see Chapter 2).
\end{tabular}} \\
\hline \multicolumn{7}{|l|}{All SPR numbers that are not shown above and are not implementationspecific are reserved.} \\
\hline
\end{tabular}

Figure 13. SPR encodings

\section*{Move To Special Purpose Register} XFX-form
mtspr \({ }^{\text {SPR,RS }}\)
\begin{tabular}{|l|l|ll|l|l|}
\hline 31 & RS & & spr & 467 & 1 \\
0 & 6 & 11 & & 21 & \\
31 \\
\hline
\end{tabular}
```

n}\leftarrow\mp@subsup{\operatorname{spr}}{5:9}{|| spro:4
if length(SPR(n))=64 then
SPR(n) \leftarrow(RS)
else
SPR (n) \leftarrow (RS) 32:63

```

The SPR field denotes a Special Purpose Register, encoded as shown in Figure 13. The contents of register RS are placed into the designated Special Purpose Register. For Special Purpose Registers that are 32 bits long, the low-order 32 bits of RS are placed into the SPR.

For this instruction, SPRs TBL and TBU are treated as separate 32-bit registers; setting one leaves the other unaltered.
\(\mathrm{spr}_{0}=1\) if and only if writing the register is privileged. Execution of this instruction specifying a defined and privileged register when MSR \(_{P R}=1\) causes a Privileged Instruction type Program interrupt. Execution of this instruction specifying a hypervisor resource when \(M_{S R}\) HV PR \(=0 b 00\) either has no effect or causes a Privileged Instruction type Program interrupt (Chapter 2., "Logical Partitioning (LPAR)", on page 397).
Execution of this instruction specifying an SPR number that is not defined for the implementation causes either an Illegal Instruction type Program interrupt or one of the following.
- if \(\mathrm{spr}_{0}=0\) : boundedly undefined results
- if \(\mathrm{spr}_{0}=1\) :
- if \(M_{\text {PR }}=1\) : Privileged Instruction type Program interrupt
- if \(M S R_{P R}=0\) and \(M S R_{H V}=0\) : boundedly undefined results
- if \(M S R_{P R}=0\) and \(M S R_{H V}=1\) : undefined results

If the SPR number is set to a value that is shown in Figure 13 but corresponds to an optional Special Purpose Register that is not provided by the implementation, the effect of executing this instruction is the same as if the SPR number were reserved.

\section*{Special Registers Altered:}

See Figure 13

\section*{Programming Note}

For a discussion of software synchronization requirements when altering certain Special Purpose Registers, see Chapter 10. "Synchronization Requirements for Context Alterations" on page 489.

\section*{Move From Special Purpose Register}

XFX-form


The SPR field denotes a Special Purpose Register, encoded as shown in Figure 13. The contents of the designated Special Purpose Register are placed into register RT. For Special Purpose Registers that are 32 bits long, the low-order 32 bits of RT receive the contents of the Special Purpose Register and the highorder 32 bits of RT are set to zero.
\(\mathrm{spr}_{0}=1\) if and only if reading the register is privileged. Execution of this instruction specifying a defined and privileged register when MSR PR \(=1\) causes a Privileged Instruction type Program interrupt.
Execution of this instruction specifying an SPR number that is not defined for the implementation causes either an Illegal Instruction type Program interrupt or one of the following.
■ if \(\mathrm{spr}_{0}=0\) : boundedly undefined results
- if \(\mathrm{spr}_{0}=1\) :
- if \(M S R_{P R}=1\) : Privileged Instruction type Program interrupt
- if \(M S R_{P R}=0\) : boundedly undefined results

If the SPR field contains a value that is shown in Figure 13 but corresponds to an optional Special Purpose Register that is not provided by the implementation, the effect of executing this instruction is the same as if the SPR number were reserved.

\section*{Special Registers Altered:}

None

\section*{Note}

See the Notes that appear with mtspr.

\section*{Move To Machine State Register X-form}
mtmsr RS,L

```

if $\mathrm{L}=0$ then

| $\mathrm{MSR}_{48} \leftarrow(\mathrm{RS})_{48}$ | $(\mathrm{RS})_{49}$ |
| :--- | :--- |

    \(\mathrm{MSR}_{58} \leftarrow(\mathrm{RS})_{58} \quad(\mathrm{RS})_{49}\)
    \(\mathrm{MSR}_{59} \leftarrow(\mathrm{RS})_{59} \mid(\mathrm{RS})_{49}\)
    \(\operatorname{MSR}_{32: 47} 49: 50\) 52:57 60:62 \(\leftarrow(\text { RS })_{32: 47 ~ 49: 50 ~ 52: 57 ~ 60: 62 ~}^{4}\)
    else
MSR $_{48} 62 \leftarrow(\mathrm{RS})_{48} 62$

```

The MSR is set based on the contents of register RS and of the \(L\) field.

L=0:
The result of ORing bits 48 and 49 of register RS is placed into \(\mathrm{MSR}_{48}\). The result of ORing bits 58 and 49 of register RS is placed into \(\mathrm{MSR}_{58}\). The result of ORing bits 59 and 49 of register RS is placed into \(\mathrm{MSR}_{59}\). Bits 32:47, 49:50, 52:57, and 60:62 of register RS are placed into the corresponding bits of the MSR.
\(\mathrm{L}=1\) :
Bits 48 and 62 of register RS are placed into the corresponding bits of the MSR. The remaining bits of the MSR are unchanged.
This instruction is privileged.
If \(L=0\) this instruction is context synchronizing. If \(L=1\) this instruction is execution synchronizing; in addition, the alterations of the EE and RI bits take effect as soon as the instruction completes.

\section*{Special Registers Altered: \\ MSR}

Except in the mtmsr instruction description in this section, references to "mtmsr" in this document imply either \(L\) value unless otherwise stated or obvious from context (e.g., a reference to an mtmsr instruction that modifies an MSR bit other than the EE or RI bit implies \(\mathrm{L}=0\) ).

\section*{Programming Note}

If this instruction sets \(M S R_{P R}\) to 1 , it also sets \(\mathrm{MSR}_{E E}, \mathrm{MSR}_{I R}\), and \(\mathrm{MSR}_{\mathrm{DR}}\) to 1 .

This instruction does not alter MSR \(_{\text {ME }}\) or MSR ME. . (This instruction does not alter \(\mathrm{MSR}_{\mathrm{HV}}\) because it does not alter any of the high-order 32 bits of the MSR.)
If the only MSR bits to be altered are MSR EE RII , to obtain the best performance \(L=1\) should be used.

\section*{Programming Note}

If \(\mathrm{MSR}_{\mathrm{EE}}=0\) and an External or Decrementer exception is pending, executing an mtmsr instruction that sets \(M S R_{E E}\) to 1 will cause the External or Decrementer interrupt to occur before the next instruction is executed, if no higher priority exception exists (see Section 6.8, "Interrupt Priorities" on page 479). Similarly, if a Hypervisor Decrementer interrupt is pending, execution of the instruction by the hypervisor causes a Hypervisor Decrementer interrupt to occur if HDICE=1.
For a discussion of software synchronization requirements when altering certain MSR bits, see Chapter 10.

\section*{Programming Note}
mtmsr serves as both a basic and an extended mnemonic. The Assembler will recognize an mtmsr mnemonic with two operands as the basic form, and an mtmsr mnemonic with one operand as the extended form. In the extended form the \(L\) operand is omitted and assumed to be 0 .

\section*{Programming Note}

There is no need for an analogous version of the \(\boldsymbol{m f m s r}\) instruction, because the existing instruction copies the entire contents of the MSR to the selected GPR.

\section*{Move To Machine State Register Doubleword}

X-form mtmsrd RS,L
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline 31 & & RS & & I/I & L & & I/I \\
\hline 0 & & 6 & & 11 & 15 & 16 & \\
\hline
\end{tabular}
```

if L = 0 then
MSR48}\leftarrow(\textrm{RS})48 (RS)4
MSR58}\leftarrow~(\textrm{RS})58 (RS)4
MSR59 }\leftarrow(\textrm{RS}\mp@subsup{)}{59}{
MSR0:2 4:47 49:50 52:57 60:62 \leftarrow (RS) 0:2 4:47 49:50 52:57 60:62
else
MSR4862 * (RS)4862

```

The MSR is set based on the contents of register RS and of the \(L\) field.
\(\mathrm{L}=0\) :
The result of ORing bits 48 and 49 of register RS is placed into \(\mathrm{MSR}_{48}\). The result of ORing bits 58 and 49 of register RS is placed into \(\mathrm{MSR}_{58}\). The result of ORing bits 59 and 49 of register RS is placed into \(\mathrm{MSR}_{59}\). Bits 0:2, 4:47, 49:50, 52:57, and 60:62 of register RS are placed into the corresponding bits of the MSR.
\(\mathrm{L}=1\) :
Bits 48 and 62 of register RS are placed into the corresponding bits of the MSR. The remaining bits of the MSR are unchanged.

This instruction is privileged.
If \(L=0\) this instruction is context synchronizing. If \(L=1\) this instruction is execution synchronizing; in addition, the alterations of the EE and RI bits take effect as soon as the instruction completes.

\section*{Special Registers Altered: \\ MSR}

Except in the mtmsrd instruction description in this section, references to "mtmsrd" in this document imply either \(L\) value unless otherwise stated or obvious from context (e.g., a reference to an mtmsrd instruction that modifies an MSR bit other than the EE or RI bit implies \(\mathrm{L}=0\) ).

\section*{Programming Note}

If this instruction sets \(M S R_{P R}\) to 1 , it also sets \(M_{2 S E}, M_{E R}\), and \(M S R_{D R}\) to 1 .
This instruction does not alter \(\mathrm{MSR}_{\mathrm{LE}}, \mathrm{MSR}_{\mathrm{ME}}\) or \(\mathrm{MSR}_{\mathrm{HV}}\).

If the only MSR bits to be altered are MSR EE RI , to obtain the best performance \(L=1\) should be used.
- Programming Note

If \(\mathrm{MSR}_{\mathrm{EE}}=0\) and an External or Decrementer exception is pending, executing an mtmsrd instruction that sets \(\mathrm{MSR}_{\text {EE }}\) to 1 will cause the External or Decrementer interrupt to occur before the next instruction is executed, if no higher priority exception exists (see Section 6.8, "Interrupt Priorities" on page 479). Similarly, if a Hypervisor Decrementer interrupt is pending, execution of the instruction by the hypervisor causes a Hypervisor Decrementer interrupt to occur if HDICE=1.

For a discussion of software synchronization requirements when altering certain MSR bits, see Chapter 10.

\section*{Programming Note}
mtmsrd serves as both a basic and an extended mnemonic. The Assembler will recognize an mtmsrd mnemonic with two operands as the basic form, and an mtmsrd mnemonic with one operand as the extended form. In the extended form the L operand is omitted and assumed to be 0 .

\section*{Move From Machine State Register}

X-form
mfmsr RT
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & RT & & I/I & & I/I & \\
\hline 0 & & 6 & 11 & 16 & 21 & \\
31 \\
\hline
\end{tabular}

RT \(\leftarrow \mathrm{MSR}\)
The contents of the MSR are placed into register RT.
This instruction is privileged.
Special Registers Altered:
None

\section*{Chapter 5. Storage Control}
5.1 Overview ..... 419
5.2 Storage Exceptions ..... 420
5.3 Instruction Fetch ..... 420
5.3.1 Implicit Branch ..... 420
5.3.2 Address Wrapping Combined withChanging MSR Bit SF420
5.4 Data Access ..... 420
5.5 Performing Operations
Out-of-Order ..... 420
5.6 Invalid Real Address ..... 421
5.7 Storage Addressing ..... 422
5.7.1 32-Bit Mode ..... 422
5.7.2 Virtualized Partition Memory (VPM)
Mode ..... 422
5.7.3 Real And Virtual Real Addressing
Modes ..... 422
5.7.3.1 Hypervisor Offset Real Mode Address ..... 423
5.7.3.2 Offset Real Mode Address ..... 423
5.7.3.3 Storage Control Attributes for Accesses in Real and Hypervisor Real Addressing Modes ..... 424
5.7.3.3.1 Hypervisor Real Mode Storage Control ..... 424
5.7.3.4 Virtual Real Mode Addressing Mechanism424
5.7.3.5 Storage Control Attributes for Implicit Storage Accesses ..... 425
5.7.4 Address Ranges Having Defined Uses ..... 426
5.7.5 Address Translation Overview ..... 427
5.7.6 Virtual Address Generation ..... 427
5.7.6.1 Segment Lookaside Buffer (SLB) 427
5.7.6.2 SLB Search ..... 428
5.7.7 Virtual to Real Translation ..... 430
5.7.7.1 Page Table ..... 431
5.7.7.2 Storage Description
Register 1 ..... 433

\subsection*{5.1 Overview}

A program references storage using the effective
5.7.7.3 Page Table Search ..... 433
5.7.8 Reference and Change Recording. ..... 435
5.7.9 Storage and Virtual Page Class Key Protection ..... 437
5.7.9.1 Virtual Page Class Key Protection 437
5.7.9.2 Storage Protection, Address Trans-lation Enabled . . . . . . . . . . . . . . . . . . . 438
5.7.9.3 Storage Protection, Address Trans-
lation Disabled ..... 439
5.8 Storage Control Attributes ..... 440
5.8.1 Guarded Storage ..... 440
5.8.1.1 Out-of-Order Accesses to Guarded Storage ..... 440
5.8.2 Storage Control Bits ..... 440
5.8.2.1 Storage Control Bit Restrictions441
5.8.2.2 Altering the Storage Control Bits. .441
5.9 Storage Control Instructions ..... 442
5.9.1 Cache Management Instructions ..... 442
5.9.2 Synchronize Instruction ..... 442
5.9.3 Lookaside Buffer Management ..... 442
5.9.3.1 SLB Management Instructions 443
5.9.3.2 Bridge to SLB Architecture [Category:Server.Phased-Out]447
5.9.3.2.1 Segment Register Manipulation Instructions ..... 447
5.9.3.3 TLB Management Instructions ..... 450
5.10 Page Table Update SynchronizationRequirements454
5.10.1 Page Table Updates ..... 454
5.10.1.1 Adding a Page Table Entry ..... 455
5.10.1.2 Modifying a Page Table Entry ..... 456
5.10.1.3 Deleting a Page Table Entry ..... 457

The effective address is translated to a real address according to procedures described in Section 5.7.3, in Section 5.7.5 and in the following sections. The real address is what is presented to the storage subsystem.

For a complete discussion of storage addressing and effective address calculation, see Section 1.10 of Book I .

\subsection*{5.2 Storage Exceptions}

A storage exception results when the sequential execution model requires that a storage access be performed but the access is not permitted (e.g., is not permitted by the storage protection mechanism), the access cannot be performed because the effective address cannot be translated to a real address, or the access matches some tracking mechanism criteria (e.g., Data Address Breakpoint).

In certain cases a storage exception may result in the "restart" of (re-execution of at least part of) a Load or Store instruction. See Section 2.1 of Book II, and Section 6.6 in this Book.

\subsection*{5.3 Instruction Fetch}

Instructions are fetched under control of \(\mathrm{MSR}_{\mathrm{IR}}\).

\section*{\(\mathrm{MSR}_{\text {IR }}=\mathbf{0}\)}

The effective address of the instruction is interpreted as described in Section 5.7.3.

MSR \(_{\text {IR }}=1\)
The effective address of the instruction is translated by the Address Translation mechanism described beginning in Section 5.7.5.

\subsection*{5.3.1 Implicit Branch}

Explicitly altering certain MSR bits (using mtmsr[d]), or explicitly altering SLB entries, Page Table Entries, or certain System Registers (including the HRMOR, and possibly other implementation-dependent registers), may have the side effect of changing the addresses, effective or real, from which the current instruction stream is being fetched. This side effect is called an implicit branch. For example, an mtmsrd instruction that changes the value of \(M_{S R}\) may change the effective addresses from which the current instruction stream is being fetched. The MSR bits and System Registers (excluding implementation-dependent registers) for which alteration can cause an implicit branch are indicated as such in Chapter 10. "Synchronization Requirements for Context Alterations" on page 489. Implicit branches are not supported by the Power ISA. If an implicit branch occurs, the results are boundedly undefined.

\subsection*{5.3.2 Address Wrapping Combined with Changing MSR Bit SF}

If the current instruction is at effective address \(2^{32}-4\) and is an mtmsrd instruction that changes the contents of \(\mathrm{MSR}_{\mathrm{SF}}\), the effective address of the next sequential instruction is undefined.

\section*{Programming Note}

In the case described in the preceding paragraph, if an interrupt occurs before the next sequential instruction is executed, the contents of SRRO, or HSRR0, as appropriate to the interrupt, are undefined.

\subsection*{5.4 Data Access}

Data accesses are controlled by \(\mathrm{MSR}_{\mathrm{DR}}\).
MSR \(_{\text {DR }}=\mathbf{0}\)
The effective address of the data is interpreted as described in Section 5.7.3.

MSR \(_{\text {DR }}=1\)
The effective address of the data is translated by the Address Translation mechanism described in Section 5.7.5.

\subsection*{5.5 Performing Operations Out-of-Order}

An operation is said to be performed "in-order" if, at the time that it is performed, it is known to be required by the sequential execution model. An operation is said to be performed "out-of-order" if, at the time that it is performed, it is not known to be required by the sequential execution model.

Operations are performed out-of-order by the processor on the expectation that the results will be needed by an instruction that will be required by the sequential execution model. Whether the results are really needed is contingent on everything that might divert the control flow away from the instruction, such as Branch, Trap, System Call, and Return From Interrupt instructions, and interrupts, and on everything that might change the context in which the instruction is executed.
Typically, the processor performs operations out-oforder when it has resources that would otherwise be idle, so the operation incurs little or no cost. If subsequent events such as branches or interrupts indicate that the operation would not have been performed in the sequential execution model, the processor abandons any results of the operation (except as described below).

In the remainder of this section, including its subsections, "Load instruction" includes the Cache Management and other instructions that are stated in the instruction descriptions to be "treated as a Load", and similarly for "Store instruction".

A data access that is performed out-of-order may correspond to an arbitrary Load or Store instruction (e.g., a Load or Store instruction that is not in the instruction stream being executed). Similarly, an instruction fetch that is performed out-of-order may be for an arbitrary instruction (e.g., the aligned word at an arbitrary location in instruction storage).

Most operations can be performed out-of-order, as long as the machine appears to follow the sequential execution model. Certain out-of-order operations are restricted, as follows.
- Stores

Stores are not performed out-of-order (even if the Store instructions that caused them were executed out-of-order).
- Accessing Guarded Storage

The restrictions for this case are given in Section 5.8.1.1.

The only permitted side effects of performing an operation out-of-order are the following.
■ A Machine Check or Checkstop that could be caused by in-order execution may occur out-oforder, except as described in Section 5.7.3.3.1 for the Real Mode Storage Control facility.
■ On implementations which support Reference and Change bits, these bits may be set as described in Section 5.7.8.

■ Non-Guarded storage locations that could be fetched into a cache by in-order fetching or execution of an arbitrary instruction may be fetched out-of-order into that cache.

\subsection*{5.6 Invalid Real Address}

A storage access (including an access that is performed out-of-order; see Section 5.5) may cause a Machine Check if the accessed storage location contains an uncorrectable error or does not exist.

In the case that the accessed storage location does not exist, the Checkstop state may be entered. See Section 6.5.2 on page 467.

\section*{Programming Note}

In configurations supporting multiple partitions, hypervisor software must ensure that a storage access by a program in one partition will not cause a Checkstop or other system-wide event that could affect the integrity of other partitions (see Chapter 2). For example, such an event could occur if a real address placed in a Page Table Entry or made accessible to a partition using the Offset Real Mode Address mechanism (see Section 5.7.3.3) does not exist.

\subsection*{5.7 Storage Addressing}

\section*{Storage Control Overview}
- Real address space size is \(2^{m}\) bytes, \(\mathrm{m} \leq 60\); see Note 1.
- Real page size is \(2^{12}\) bytes ( 4 KB ).
- Effective address space size is \(2^{64}\) bytes.
- An effective address is translated to a virtual address via the Segment Lookaside Buffer (SLB).
- Virtual address space size is \(2^{n}\) bytes, \(65 \leq n \leq 78\); see Note 2.
- Segment size is \(2^{s}\) bytes, \(\mathrm{s}=28\) or 40 .
- \(\quad 2^{n-40} \leq\) number of virtual segments \(\leq 2^{n-28}\); see Note 2.
- Virtual page size is \(2^{p}\) bytes, where \(12 \leq p\), and \(2^{\mathrm{p}}\) is no larger than either the size of the biggest segment or the real address space; a size of \(4 \mathrm{~KB}, 64 \mathrm{~KB}\), and an implementationdependent number of other sizes are supported; see Note 3.
- Segments contain pages of a single size or a mixture of 4 KB and 64 KB pages

■ A virtual address is translated to a real address via the Page Table.

\section*{Notes:}
1. The value of \(m\) is implementation-dependent (subject to the maximum given above). When used to address storage, the high-order \(60-\mathrm{m}\) bits of the "60-bit" real address must be zeros.
2. The value of \(n\) is implementation-dependent (subject to the range given above). In references to 78bit virtual addresses elsewhere in this Book, the high-order 78 -n bits of the "78-bit" virtual address are assumed to be zeros.
3. The supported values of \(p\) for the larger virtual page sizes are implementation-dependent (subject to the limitations given above).

\subsection*{5.7.1 32-Bit Mode}

The computation of the 64-bit effective address is independent of whether the processor is in 32-bit mode or 64 -bit mode. In 32 -bit mode ( \(\mathrm{MSR}_{\mathrm{SF}}=0\) ), the high-order 32 bits of the 64-bit effective address are treated as zeros for the purpose of addressing storage. This applies to both data accesses and instruction fetches. It applies independent of whether address translation is enabled or disabled. This truncation of the effective address is the only respect in which storage accesses in 32-bit mode differ from those in 64-bit mode.

\section*{Programming Note}

Treating the high-order 32 bits of the effective address as zeros effectively truncates the 64-bit effective address to a 32-bit effective address such as would have been generated on a 32-bit implementation of the Power ISA. Thus, for example, the ESID in 32-bit mode is the high-order four bits of this truncated effective address; the ESID thus lies in the range \(0-15\). When address translation is enabled, these four bits would select a Segment Register on a 32-bit implementation of the Power ISA. The SLB entries that translate these 16 ESIDs can be used to emulate these Segment Registers.

\subsection*{5.7.2 Virtualized Partition Memory (VPM) Mode}

VPM mode enables the hypervisor to reassign all or part of a partition's memory transparently so that the reassignment is not visible to the partition. When this is done, the partition's memory is said to be "virtualized." The VPM field in the LPCR enables VPM mode separately when address translation is enabled and when translation is disabled.

If the processor is not in hypervisor state, and either address translation is enabled and \(\mathrm{VPM}_{1}=1\), or address translation is disabled and \(\mathrm{VPM}_{0}=1\), conditions that would have caused a Data Storage or an Instruction Storage interrupt if the affected memory were not virtualized instead cause a Hypervisor Data Storage or a Hypervisor Instruction Storage interrupt respectively. Because the Hypervisor Data Storage and Hypervisor Instruction Storage interrupts always put the processor in hypervisor state, they permit the hypervisor to handle the condition if appropriate (e.g., to restore the contents of a page that was reassigned), and to reflect it to the operating system's Data Storage or Instruction Storage interrupt handler otherwise.

When address translation is enabled, VPM mode has no effect on address translation. When address translation is disabled, addressing is controlled as specified in Section 5.7.3.

\subsection*{5.7.3 Real And Virtual Real Addressing Modes}

When a storage access is an instruction fetch performed when instruction address translation is disabled, or if the access is a data access and data address translation is disabled, it is said to be performed in "real addressing mode" if \(\mathrm{VPM}_{0}=0\) and the processor is not in hypervisor state. If the processor is in hypervisor state, the access is said to be performed
in "hypervisor real addressing mode" regardless of the value of \(\mathrm{VPM}_{0}\). If the processor is not in hypervisor state and \(\mathrm{VPM}_{0}=1\), the access is said to be performed in "virtual real addressing mode." Storage accesses in real, hypervisor real, and virtual real addressing modes are performed in a manner that depends on the conI tents of \(M_{\text {MSR }}^{H V}\), LPES, VPM, VRMASD, HRMOR, RMLS, and RMOR (see Chapter 2), and bit 0 of the effective address \(\left(E A_{0}\right)\) as described below. Bit 1 of the effective address is ignored.

\section*{\(M S R_{H V}=1\)}
- If \(E A_{0}=0\), the Hypervisor Offset Real Mode Address mechanism, described in Section 5.7.3.1, controls the access.

I
- If \(E A_{0}=1\), bits \(4: 63\) of the effective address are used as the real address for the access.

\section*{MSR \(_{\text {HV }}=\mathbf{0}\)}
- If \(\mathrm{LPES}_{1}=0\), the access causes a storage exception as described in Section 5.7.9.3.
- If \(\mathrm{LPES}_{1}=1\) and \(\mathrm{VPM}_{0}=0\), the Offset Real Mode Address mechanism, described in Section 5.7.3.2, controls the access.
- If \(\mathrm{LPES}_{1}=1\) and \(\mathrm{VPM}_{0}=1\), the Virtual Real Mode Addressing mechanism, described in Section 5.7.3.4, controls the access.

\subsection*{5.7.3.1 Hypervisor Offset Real Mode Address}

If \(\mathrm{MSR}_{\mathrm{HV}}=1\) and \(E A_{0}=0\), the access is controlled by the contents of the Hypervisor Real Mode Offset Register, as follows.

\section*{Hypervisor Real Mode Offset Register (HRMOR)}

Bits 4:63 of the effective address for the access are ORed with the 60-bit offset represented by the contents of the HRMOR, and the 60-bit result is used as the real address for the access. The supported offset values are all values of the form \(i \times 2^{r}\), where \(0 \leq i<2^{j}\), and \(j\) and \(r\) are implementationdependent values having the properties that \(12 \leq r\) \(\leq 26\) (i.e., the minimum offset granularity is 4 KB and the maximum offset granularity is 64 MB ) and \(j+r=m\), where the real address size supported by the implementation is m bits.

\section*{Programming Note}

If \(\mathrm{m}<60, \mathrm{EA}_{4: 63-\mathrm{m}}\) and \(\mathrm{HRMOR}_{0: 59-m}\) must be zeros.

Software must ensure that altering the HRMOR does not cause an implicit branch.

\subsection*{5.7.3.2 Offset Real Mode Address}

I If \(\mathrm{VPM}_{0}=0, \mathrm{MSR}_{\mathrm{HV}}=0\), and \(\mathrm{LPES}_{1}=1\), the access is controlled by the contents of the Real Mode Limit Selector and Real Mode Offset Register, as specified below, and the set of storage locations accessible by code is referred to as the Real Mode Area (RMA).

\section*{Real Mode Limit Selector (RMLS)}

If bits 4:63 of effective address for the access are greater than or equal to the value (limit) represented by the contents of the RMLR, the access causes a storage exception (see Section 5.7.9.3). In this comparison, if \(m<60\), bits \(4: 63-\mathrm{m}\) of the effective address may be ignored (i.e., treated as if they were zeros), where the real address size supported by the implementation is m bits. The supported limit values are of the form \(2^{j}\), where \(12 \leq \mathrm{j} \leq\) 60. Subject to the preceding sentence, the number and values of the limits supported are imple-mentation-dependent.

\section*{Real Mode Offset Register (RMOR)}

If the access is permitted by the RMLR, bits \(4: 63\) of the effective address for the access are ORed with the 60 -bit offset represented by the contents of the RMOR, and the low-order m bits of the 60-bit result are used as the real address for the access. The supported offset values are all values of the form \(i \times 2^{\mathrm{s}}\), where \(0 \leq \mathrm{i}<2^{\mathrm{k}}\), and k and s are implementa-tion-dependent values having the properties that \(2^{s}\) is the minimum limit value supported by the implementation (i.e., the minimum value representable by the contents of the RMLR) and \(k+s=m\).

\section*{Programming Note}

The offset specified by the RMOR should be a nonzero multiple of the limit specified by the RMLS. If these registers are set thus, ORing the effective address with the offset produces a result that is equivalent to adding the effective address and the offset. (The offset must not be zero, because real page 0 contains the fixed interrupt vectors and real pages 1 and 2 may be used for implementationspecific purposes; see Section 5.7.4, "Address Ranges Having Defined Uses" on page 426.)

\subsection*{5.7.3.3 Storage Control Attributes for Accesses in Real and Hypervisor Real Addressing Modes}

Storage accesses in hypervisor real addressing mode are performed as though all of storage had the following storage control attributes, except as modified by the Real Mode Storage Control facility (see Section 5.7.3.3.1). (The storage control attributes are defined in Book II.)
- not Write Through Required
- not Caching Inhibited, for instruction fetches
- not Caching Inhibited, for data accesses if the Real Mode Caching Inhibited bit is set to 0; Caching Inhibited, for data accesses if the Real Mode Caching Inhibited bit is set to 1
- Memory Coherence Required, for data accesses
- Guarded

I Storage accesses in real addressing mode are performed as though all of storage had the following storage control attributes. (Such accesses use the Offset Real Mode Address mechanism.)
■ not Write Through Required
- not Caching Inhibited
- Memory Coherence Required, for data accesses
- not Guarded

Additionally, storage accesses in real or hypervisor real addressing modes are performed as though all storage was not No-execute.
Software must ensure that any data storage location that is accessed with the Real Mode Caching Inhibited bit set to 1 is not in the caches.

Software must ensure that the Real Mode Caching Inhibited bit contains 0 whenever data address translation is enabled and whenever the processor is not in hypervisor state.

\section*{Programming Note}

Because storage accesses in real addressing mode and hypervisor real addressing mode do not use the SLB or the Page Table, accesses in these modes bypass all checking and recording of information contained therein (e.g., storage protection checks that use information contained therein are not performed, and reference and change information is not recorded).
The Real Mode Caching Inhibited bit can be used to permit a control register on an I/O device to be accessed without permitting the corresponding storage location to be copied into the caches. The bit should normally contain 0 . Software would set the bit to 1 just before accessing the control register, access the control register as needed, and then set the bit back to 0 .

\subsection*{5.7.3.3.1 Hypervisor Real Mode Storage Control}

The Hypervisor Real Mode Storage Control facility provides a means of specifying portions of real storage that are treated as non-Guarded in hypervisor real addressing mode \(\left(\mathrm{MSR}_{\mathrm{HV} \mathrm{PR}}=0 \mathrm{~b} 10\right.\), and \(\mathrm{MSR}_{\mathrm{IR}}=0\) or \(M_{2 R}=0\), as appropriate for the type of access). The remaining portions are treated as Guarded in hypervisor real addressing mode. The means is a hypervisor resource (see Chapter 2), and may also be systemspecific.
If the Real Mode Caching Inhibited (RMI) bit is set to 1 , it is undefined whether a given data access to a storage location that is treated as non-Guarded in hypervisor real addressing mode is treated as Caching Inhibited or as not Caching Inhibited. If the access is treated as Caching Inhibited and is performed out-of-order, the access cannot cause a Machine Check or Checkstop to occur out-of-order due to violation of the requirements given in Section 5.8.2.2 for changing the value of the effective I bit. (Recall that software must ensure that RMI \(=0\) when the processor is not in hypervisor real addressing mode; see Section 5.7.3.3.)
The facility does not apply to implicit accesses to the Page Table by the processor in performing address translation or in recording reference and change information. These accesses are performed as described in Section 5.7.3.3.

\section*{Programming Note}

The preceding capability can be used to improve the performance of hypervisor software that runs in hypervisor real addressing mode, by causing accesses to instructions and data that occupy wellbehaved storage to be treated as non-Guarded. See also the second paragraph of the Programming Note in Section 5.7.3.3.

If \(\mathrm{RMI}=1\), the statement in Section 5.5 , that nonGuarded storage locations may be fetched out-oforder into a cache only if they could be fetched into that cache by in-order execution does not preclude the out-of-order fetching into the data cache of storage locations that are treated as non-Guarded in hypervisor real addressing mode, because the effective RMI value that could be used for an inorder data access to such a storage location is undefined and hence could be 0 .

\subsection*{5.7.3.4 Virtual Real Mode Addressing Mechanism}

If \(\mathrm{VPM}_{0}=1, \mathrm{MSR}_{H V}=0, \mathrm{LPES}_{1}=1\), and \(\mathrm{MSR}_{\mathrm{DR}}=0\) or \(\mathrm{MSR}_{\mathrm{IR}}=0\) as appropriate for the type of access, the access is said to be made in virtual real addressing mode and is controlled by the mechanism specified below. The set of storage locations accessible by code is referred to as the Virtualized Real Mode Area (VRMA).

In virtual real addressing mode, address translation, storage protection, and reference and change recording are handled as follows.
- Address translation and storage protection are handled as if address translation were enabled, except that translation of effective addresses to virtual addresses use the SLBE values in Figure 14 instead of the entry in the SLB corresponding to the ESID, bits 0:3 of the effective address are ignored (i.e. treated as if they were 0s), bits 4:63m of the effective address may be ignored (where the real address size supported by the implementation is \(m\) bits), and the Virtual Page Class Key protection mechanism does not apply.

\section*{Programming Note}

The Virtual Page Class Key protection mechanism does not apply because the authority mask that an OS has set for application programs executing with address translation enabled may not be the same as the authority mask required by the OS when address translation is disabled, such as when first entering an interrupt handler.
- Reference and change recording are handled as if address translation were enabled.
\begin{tabular}{|l|l|}
\hline Field & Value \\
\hline ESID & \({ }^{36} 0\) \\
\hline V & 1 \\
\hline B & \(0 b 01-1\) TB \\
\hline VSID & \(0 \times 0 \_01 F F_{-}\)FFFF \\
\hline \(\mathrm{K}_{\mathrm{s}}\) & 0 \\
\hline \(\mathrm{~K}_{\mathrm{p}}\) & undefined \\
\hline N & 0 \\
\hline L & VRMASD \(_{\mathrm{L}}\) \\
\hline C & 0 \\
\hline LP & VRMASD \(_{\mathrm{LP}}\) \\
\hline
\end{tabular}

Figure 14. SLBE for VRMA
If the effective address is not less than 1 TB, a Hypervisor Data Segment or Hypervisor Instruction Segment interrupt may occur.

\section*{Programming Note}

The C bit in Figure 14 is set to 0 because the imple-mentation-dependent lookaside information associated with the VRMA is expected to be long-lived. See Section 5.9.3.1.

\section*{Programming Note}

The 1 TB VSID 0x0_01FF_FFFF should not be used by the operating system for purposes other than mapping the VRMA when address translation is enabled.

\section*{Programming Note}

Software should specify PTE \(_{B}=0 b 01\) for all Page Table Entries that map the VRMA in order to be consistent with the values in Figure 14.

\section*{Programming Note}

All accesses to the RMA are considered not Guarded. The G bit of the associated Page Table Entry determines whether an access to the VRMA is Guarded. Therefore, if an instruction is fetched from the VRMA, a Hypervisor Instruction Storage interrupt will result if \(\mathrm{G}=1\) in the associated Page Table Entry.

\subsection*{5.7.3.5 Storage Control Attributes for Implicit Storage Accesses}

Implicit accesses to the Page Table by the processor in performing address translation and in recording reference and change information are performed as though the storage occupied by the Page Table had the following storage control attributes.

■ not Write Through Required
- not Caching Inhibited
- Memory Coherence Required
- not Guarded

The definition of "performed" given in Book II applies also to these implicit accesses; accesses for performing address translation are considered to be loads in this respect, and accesses for recording reference and change information are considered to be stores. These implicit accesses are ordered by the ptesync instruction as described in Section 5.9.2.

\subsection*{5.7.4 Address Ranges Having Defined Uses}

The address ranges described below have uses that are defined by the architecture.
- Fixed interrupt vectors

Except for the first 256 bytes, which are reserved for software use, the real page beginning at real address \(0 \times 0000 \_0000 \_0000 \_0000\) is either used for interrupt vectors or reserved for future interrupt vectors.
- Implementation-specific use

The two contiguous real pages beginning at real address 0x0000_0000_0000_1000 are reserved for implementation-specific purposes.
- Offset Real Mode interrupt vectors

The real pages beginning at the real address specified by the HRMOR and RMOR are used similarly to the page for the fixed interrupt vectors.
- Page Table

A contiguous sequence of real pages beginning at the real address specified by SDR1 contains the Page Table.

\subsection*{5.7.5 Address Translation Overview}

The effective address (EA) is the address generated by the processor for an instruction fetch or for a data access. If address translation is enabled, this address is passed to the Address Translation mechanism, which attempts to convert the address to a real address which is then used to access storage.

The first step in address translation is to convert the effective address to a virtual address (VA), as described in Section 5.7.6. The second step, conversion of the virtual address to a real address (RA), is described in Section 5.7.7.

If the effective address cannot be translated, a storage exception (see Section 5.2) occurs.

Figure gives an overview of the address translation process.


\section*{Address translation overview}

\subsection*{5.7.6 Virtual Address Generation}

Conversion of a 64-bit effective address to a virtual address is done by searching the Segment Lookaside Buffer (SLB) as shown in Figure 15.


Figure 15. Translation of 64-bit effective address to 78 bit virtual address

\subsection*{5.7.6.1 Segment Lookaside Buffer (SLB)}

The Segment Lookaside Buffer (SLB) specifies the mapping between Effective Segment IDs (ESIDs) and Virtual Segment IDs (VSIDs). The number of SLB entries is implementation-dependent, except that all implementations provide at least 32 entries.
The contents of the SLB are managed by software, using the instructions described in Section 5.9.3.1. See Chapter 10. "Synchronization Requirements for Context Alterations" on page 489 for the rules that software must follow when updating the SLB.

\section*{SLB Entry}

Each SLB entry (SLBE, sometimes referred to as a "segment descriptor") maps one ESID to one VSID. Figure 16 shows the layout of an SLB entry
\begin{tabular}{|l|l|l|l|l|l|l|}
\hline ESID & V & B & & VSID & \(\mathrm{K}_{\mathrm{s}} \mathrm{K}_{\mathrm{p}}\) NLC & / \\
\hline 0 & LP \\
\hline 0 & 3637 & 39 & & 89 & 949596 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline Bit(s) & Name & Description \\
\hline 0:35 & ESID & Effective Segment ID \\
\hline 36 & V & Entry valid (V=1) or invalid (V=0) \\
\hline 37:38 & B & Segment Size Selector
\[
\begin{aligned}
& \text { 0b00 }-256 \mathrm{MB}(\mathrm{~s}=28) \\
& \text { 0b01 }-1 \mathrm{~TB}(\mathrm{~s}=40) \\
& \text { 0b10 - reserved } \\
& \text { Ob11 - reserved }
\end{aligned}
\] \\
\hline 39:88 & VSID & Virtual Segment ID \\
\hline 89 & \(\mathrm{K}_{\mathrm{s}}\) & Supervisor (privileged) state storage key (see Section 5.7.9.2) \\
\hline 90 & \(\mathrm{K}_{\mathrm{p}}\) & Problem state storage key (See Section 5.7.9.2.) \\
\hline 91 & N & No-execute segment if \(\mathrm{N}=1\) \\
\hline 92 & L & Virtual page size selector bit 0 . \\
\hline 93 & C & Class \\
\hline 95:96 & LP & Virtual page size selector bits 1:2 \\
\hline
\end{tabular}

All other fields are reserved. \(\mathrm{B}_{0}\left(\mathrm{SLBE}_{37}\right)\) is treated as a reserved field.

Figure 16. SLB Entry
Instructions cannot be executed from a No-execute ( \(\mathrm{N}=1\) ) segment.
The L and LP bits specify the page size or sizes that the segment may contain as shown in Figure 17. A Mixed Page Size (MPS) segment is a segment that may contain 4 KB pages, 64 KB pages, or a mixture of both. A Uniform Page Size (UPS) segment is a segment that must contain pages of only a single size.
\begin{tabular}{|c|c|c|}
\hline \(\mathrm{SLBE}_{\mathrm{L}| | \mathrm{LP}}\) & Segment Type & Virtual Page Size(s) \\
\hline 0b000 & MPS & \(4 \mathrm{~KB}, 64 \mathrm{~KB}\) if PTE \(_{\mathrm{L}}\) LP specifies 64 KB page in MPS segment, or both sizes \\
\hline 0b101 & UPS & 64 KB if PTE \(\mathrm{L}_{\mathrm{LP}}\) specifies 64 KB page in UPS segment \\
\hline additional values \({ }^{1}\) & UPS & \(2^{\mathrm{p}}\) bytes, where \(\mathrm{p}>12\) and may differ among \(\mathrm{SLB}_{\mathrm{L}| | \mathrm{LP}}\) values \\
\hline \multicolumn{3}{|l|}{The "additional values" of SLB \({ }_{\text {L||LP }}\) are implementa-tion-dependent, as are the corresponding virtual page sizes.} \\
\hline
\end{tabular}

Figure 17. SLBL \(_{L_{| | L P}}\) Encoding

For each SLB entry, software must ensure the following requirements are satisfied.
- L||LP contains a value supported by the implementation.
- The page size selected by the \(L\) and LP fields does not exceed the segment size selected by the B field.
- If \(s=40\), the following bits of the SLB entry contain 0 s.
- ESID \(24: 35\)
- VSID \(38: 49\)

The bits in the above two items are ignored by the processor.
The Class field is used in conjunction with the slbie instruction (see Section 5.9.3.1).
Software must ensure that the SLB contains at most one entry that translates a given effective address, and that if the SLB contains an entry that translates a given effective address, then any previously existing translation of that effective address has been invalidated. An attempt to create an SLB entry that violates this requirement may cause a Machine Check.

\section*{Programming Note}

It is permissible for software to replace the contents of a valid SLB entry without invalidating the translation specified by that entry provided the specified restrictions are followed. See Chapter 10 Note 11.

\subsection*{5.7.6.2 SLB Search}

When the hardware searches the SLB, all entries are tested for a match with the EA. For a match to exist, the following conditions must be satisfied for indicated fields in the SLBE.
- \(V=1\)
- \(\mathrm{ESID}_{0: 63-\mathrm{s}}=\mathrm{EA}_{0: 63-\mathrm{s}}\), where the value of s is specified by the \(B\) field in the SLBE being tested
If no match is found, the search fails. If one match is found, the search succeeds. If more than one match is found, one of the matching entries is used as if it were the only matching entry, or a Machine Check occurs.
If the SLB search succeeds, the virtual address (VA) is formed from the EA and the matching SLB entry fields as follows.
\[
V A=V_{S I D}^{0: 77-s}| | E A_{64-s: 63}
\]

The Virtual Page Number (VPN) is bits 0:77-p of the virtual address. If the value of the virtual page size selector field in the matching SLBE is 0b000, then the value of \(p\) is the value specified in the PTE used to translate the virtual address (see Section 5.7.7.1); otherwise the value of \(p\) is the value specified in the virtual page size selector field in the matching SLBE. If \(\operatorname{SLBE}_{N}\) \(=1\), the N (No-execute) value used for the storage access is 1 .

If the SLB search fails, a segment fault occurs. This is an Instruction Segment exception or a Data Segment exception, depending on whether the effective address is for an instruction fetch or for a data access.

\subsection*{5.7.7 Virtual to Real Translation}

I Conversion of a 78 -bit virtual address to a real address is done by searching the Page Table as shown in Figure 18.


Figure 18. Translation of 78-bit virtual address to 60-bit real address

\subsection*{5.7.7.1 Page Table}

The Hashed Page Table (HTAB) is a variable-sized data structure that specifies the mapping between Virtual Page Numbers and real page numbers, where the real page number of a real page is bits 0:50 of the address of the first byte in the real page. The HTAB's size must be a multiple of 4 KB , its starting address must be a multiple of its size, and it must be located in storage having the storage control attributes that are used for implicit accesses to it (see Section 5.7.3.3).

The HTAB contains Page Table Entry Groups (PTEGs). A PTEG contains 8 Page Table Entries (PTEs) of 16 bytes each; each PTEG is thus 128 bytes long. PTEGs are entry points for searches of the Page Table.

See Section 5.10 for the rules that software must follow when updating the Page Table.

\section*{Programming Note}

The Page Table must be treated as a hypervisor resource (see Chapter 2), and therefore must be placed in real storage to which only the hypervisor has write access. Moreover, the contents of the Page Table must be such that non-hypervisor software cannot modify storage that contains hypervisor programs or data.

\section*{Page Table Entry}

Each Page Table Entry (PTE) maps one VPN to one RPN. Figure 19 shows the layout of a PTE. This layout is independent of the Endian mode of the processor.

\begin{tabular}{|c|c|c|c|}
\hline \multirow[t]{11}{*}{\begin{tabular}{l}
Dword \\
0
\end{tabular}} & Bit(s) & Name & Description \\
\hline & 0:1 & B & Segment Size \\
\hline & & & 0b00-256 MB \\
\hline & & & 0b01-1 TB \\
\hline & & & 0b10-reserved \\
\hline & & & 0b11-reserved \\
\hline & 2:56 & AVPN & Abbreviated Virtual Page Number \\
\hline & 57:60 & SW & Available for software use \\
\hline & 61 & L & \[
\begin{aligned}
& \text { Virtual page size } \\
& \text { 0b0-4 KB } \\
& \text { 0b1 - greater than 4KB } \\
& \text { (large page) }
\end{aligned}
\] \\
\hline & 62 & H & Hash function identifier \\
\hline & 63 & V & Entry valid (V=1) or invalid
\[
(\mathrm{V}=0)
\] \\
\hline \multirow[t]{10}{*}{1} & 0 & pp & Page Protection bit 0 \\
\hline & 2:3 & key & KEY bits 0:1 \\
\hline & 4:43 & ARPN & Abbreviated Real Page Number \\
\hline & 44:51 & LP & Large page size selector \\
\hline & 52:54 & key & KEY bits 2:4 \\
\hline & 55 & R & Reference bit \\
\hline & 56 & C & Change bit \\
\hline & 57:60 & WIMG & Storage control bits \\
\hline & 61 & N & No-execute page if \(\mathrm{N}=1\) \\
\hline & 62:63 & pp & Page protection bits 1:2 \\
\hline
\end{tabular}

All other fields are reserved.
Figure 19. Page Table Entry
If \(p \leq 23\), the Abbreviated Virtual Page Number (AVPN) field contains bits \(0: 54\) of the VPN. Otherwise bits \(0: 77\) p of the AVPN field contain bits 0:77-p of the VPN, and bits 78-p:54 of the AVPN field must be zeros and are ignored by the processor.

\section*{Programming Note}

If \(p \leq 23\), the AVPN field omits the low-order 23-p bits of the VPN. These bits are not needed in the PTE, because the low-order 11 bits of the VPN are always used in selecting the PTEGs to be searched (see Section 5.7.7.3).

On implementations that support a virtual address size of only \(n\) bits, \(n<78\), bits \(0: 77-n\) of the AVPN field must be zeros.

A virtual page is mapped to a sequence of \(2^{p-12}\) contiguous real pages such that the low-order p-12 bits of the real page number of the first real page in the sequence are 0s.

If \(P T E_{L}=0\), the virtual page size is \(4 K B\), and ARPN concatenated with LP (ARPN||LP) contains the page number of the real page that maps the virtual page described by the entry.

If \(P T E_{L}=1\), the virtual page size is specified by \(\mathrm{PTE}_{\mathrm{LP}}\) In this case, the contents of \(\mathrm{PTE}_{\mathrm{LP}}\) have the format shown in Figure 20. Bits labelled "r" are bits of the real page number. The page size specified by the non-r bits of \(\mathrm{PTE}_{\mathrm{LP}}\) is implementation-dependent.
rrrr_rrro
rrrrrro1
rrrr_r011
rrrr-0111
r r r O-1111
r r 01-1111
r011-1111
0111-1111

\section*{Figure 20. Format of PTE \(_{\text {LP }}\)}

There are at least 2 formats of PTE 64 KB page. One format specifies a 64 KB page contained in an MPS segment, and another specifies a 64 K page contained in a Uniform segment.

If \(L=1\), the page size selected by the LP field must not exceed the segment size selected by the B field. Forms of \(\mathrm{PTE}_{\mathrm{LP}}\) not supported by a given processor are treated as reserved values for that processor.

The concatenation of the ARPN field and bits labeled " \(r\) " in the LP field contain the high-order bits of the real page number of the real page that maps the first 4 KB of the virtual page described by the entry.

The low-order p-12 bits of the real page number contained in the ARPN and LP fields must be 0s and are ignored by the processor.

\section*{Programming Note}

The page size specified by a given \(\mathrm{PTE}_{\mathrm{LP}}\) format is at least \(2^{12+(8-c)}\), where \(c\) is the number of \(r\) bits in the format.

\section*{Programming Note}

The processor often has implementation-dependent lookaside buffers (e.g. TLBs and ERATs) used to cache translations of recently used storage addresses. Mapping virtual storage to large pages may increase the effectiveness of such lookaside buffers, improving performance, because it is possible for such buffers to translate a larger range of addresses, reducing the frequency that the Page Table must be searched to translate an address.

Instructions cannot be executed from a No-execute ( \(\mathrm{N}=1\) ) page.

\section*{Page Table Size}

The number of entries in the Page Table directly affects performance because it influences the hit ratio in the Page Table and thus the rate of page faults. If the table is too small, it is possible that not all the virtual pages that actually have real pages assigned can be mapped via the Page Table. This can happen if too many hash collisions occur and there are more than 16 entries for the same primary/secondary pair of PTEGs. While this situation cannot be guaranteed not to occur for any size Page Table, making the Page Table larger than the minimum size (see Section 5.7.7.2) will reduce the frequency of occurrence of such collisions.

\section*{Programming Note}

If large pages are not used, it is recommended that the number of PTEGs in the Page Table be at least half the number of real pages to be accessed. For example, if the amount of real storage to be accessed is \(2^{31}\) bytes ( 2 GB ), then we have \(2^{31-12}=2^{19}\) real pages. The minimum recommended Page Table size would be \(2^{18}\) PTEGs, or \(2^{25}\) bytes ( 32 MB ).

\subsection*{5.7.7.2 Storage Description Register 1}

The Storage Description Register 1 (SDR1) register is shown in Figure 21.

\begin{tabular}{lll} 
Bits & Name & Description \\
4:45 & HTABORG & Real address of Page Table \\
59:63 & HTABSIZE & Encoded size of Page Table
\end{tabular}

All other fields are reserved.
Figure 21. SDR1
SDR1 is a hypervisor resource; see Chapter 2.
The HTABORG field in SDR1 contains the high-order
I 42 bits of the 60-bit real address of the Page Table. The Page Table is thus constrained to lie on a \(2^{18}\) byte ( 256 KB) boundary at a minimum. At least 11 bits from the hash function (see Figure 18) are used to index into the Page Table. The minimum size Page Table is 256 KB ( \(2^{11}\) PTEGs of 128 bytes each).

The Page Table can be any size \(2^{n}\) bytes where \(18 \leq n \leq 46\). As the table size is increased, more bits are used from the hash to index into the table and the value in HTABORG must have more of its low-order bits equal to 0 .

The HTABSIZE field in SDR1 contains an integer giving the number of bits (in addition to the minimum of 11 bits) from the hash that are used in the Page Table index. This number must not exceed 28. HTABSIZE is used to generate a mask of the form 0b00...011...1, which is a string of 28 - HTABSIZE 0 -bits followed by a string of HTABSIZE 1-bits. The 1-bits determine which additional bits (beyond the minimum of 11) from the hash are used in the index (see Figure 18). The number of low-order 0 bits in HTABORG must be greater than or equal to the value in HTABSIZE.

On implementations that support a real address size of
| only m bits, \(\mathrm{m}<60\), bits \(0: 59-\mathrm{m}\) of the HTABORG field are treated as reserved bits, and software must set them to zeros.

\section*{Programming Note}

Let n equal the virtual address size (in bits) supported by the implementation. If \(n<67\), software should set the HTABSIZE field to a value that does not exceed \(n-39\). Because the high-order 78 -n bits of the VSID are assumed to be zeros, the hash value used in the Page Table search will have the high-order 67-n bits either all 0s (primary hash; see Section 5.7.7.3) or all 1 s (secondary hash). If HTABSIZE > n-39, some of these hash value bits will be used to index into the Page Table, with the result that certain PTEGs will not be searched.

\section*{Example:}

Suppose that the Page Table is \(16,384\left(2^{14}\right) 128\)-byte PTEGs, for a total size of \(2^{21}\) bytes (2 MB). A 14-bit index is required. Eleven bits are provided from the hash to start with, so 3 additional bits from the hash must be selected. Thus the value in HTABSIZE must be 3 and the value in HTABORG must have its low-order 3 bits (bits 43:45 of SDR1) equal to 0 . This means that the Page Table must begin on a \(2^{3+11+7}=2^{21}=2 \mathrm{MB}\) boundary.

\subsection*{5.7.7.3 Page Table Search}

When the hardware searches the Page Table, the accesses are performed as described in Section 5.7.3.3.

An outline of the HTAB search process is shown in Figure 18. Up to two hash functions are used to locate a PTE that may translate the given virtual address.

A 39-bit hash value is computed from the VPN. The value of \(s\) is the value specified in the SLBE that was used to generate the virtual address; the value of \(p\) used when computing the hash function is 12 if \(S_{L B E}^{L| | L P}=0 b 000\), otherwise the value of \(p\) is the value specified in the SLBE.

\section*{1. Primary Hash:}

If \(\mathrm{s}=28\), the hash value is computed by Exclusive ORing VPN \(11: 49\) with \(\left({ }^{11+\mathrm{p}} 0| | \mathrm{VPN}_{50: 77-\mathrm{p}}\right)\)
If \(s=40\), the hash value is computed by Exclusive ORing the following three quantities: (VPN \({ }_{24: 37}\) \(\left.\|^{25} 0\right)\), ( \(0 \| \mid \mathrm{VPN}_{0: 37}\) ), and ( \({ }^{\mathrm{p}-1} 0| | \mathrm{VPN}_{38: 77-p}\) )
The 60-bit real address of a PTEG is formed by concatenating the following values:
- Bits \(4: 17\) of SDR1 (the high-order 14 bits of HTABORG).
- Bits 0:27 of the 39-bit hash value ANDed with the mask generated from bits 59:63 of SDR1 (HTABSIZE) and then ORed with bits 18:45 of SDR1 (the low-order 28 bits of HTABORG).
- Bits \(28: 38\) of the 39-bit hash value.
- Seven 0-bits.

This operation identifies a particular PTEG, called the "primary PTEG", whose eight PTEs will be tested.

\section*{2. Secondary Hash:}

If \(s=28\), the hash value is computed by taking the ones complement of the Exclusive OR of VPN 11:49 with ( \({ }^{11+\mathrm{p}} 0| | \mathrm{VPN}_{50: 77-\mathrm{p}}\) )
If \(s=40\), the hash value is computed by taking the ones complement of the Exclusive OR of the following three quantities: (VPN \(\left.24: 37 \|^{25} 0\right)\), \(\left(0 \| \mathrm{VPN}_{0: 37}\right)\), and \(\quad\left({ }^{\mathrm{p}-1} 0 \| \mathrm{VPN}_{38: 77-\mathrm{p}}\right)\)
The 60-bit real address of a PTEG is formed by concatenating the following values:
- Bits 4:17 of SDR1 (the high-order 14 bits of HTABORG).
- Bits 0:27 of the 39-bit hash value ANDed with the mask generated from bits 59:63 of SDR1 (HTABSIZE) and then ORed with bits 18:45 of SDR1 (the low-order 28 bits of HTABORG).
- Bits \(28: 38\) of the 39 -bit hash value.
- Seven 0-bits.

This operation identifies the "secondary PTEG".
3. As many as 16 PTEs in the two identified PTEGs are tested to determine if any translate the given virtual address. Let \(\mathrm{q}=\) minimum(54, 77-p). For a match to exist, the following conditions must be satisfied, where SLBE is the SLBE used to form the virtual address.
- \(\mathrm{PTE}_{\mathrm{H}}=0\) for the primary PTEG, 1 for the secondary PTEG
- \(\mathrm{PTE}_{\mathrm{V}}=1\)
- PTE \(_{B}=\) SLBE \(_{B}\)
- PTE
- if \(P T E_{L}=0\) then \(S L B E_{L| | L P}=0 b 000\)
else PTE \({ }_{\text {LP }}\) specifies a page size specified by \(\mathrm{SLBE}_{\mathrm{L}| | \mathrm{LP}}\)
If no match is found, the search fails. If one match is found, the search succeeds. If more than one match is found, one of the matching entries is used as if it were the only matching entry, or a Machine Check occurs.

If the Page Table search succeeds, the real address (RA) is formed by concatenating bits 0:59-p of (ARPN||LP) from the matching PTE with bits \(64-\mathrm{p}: 63\) of the effective address (the byte offset), where the p value is the value specified by PTE \(_{\text {L LP }}\)
I
\[
R A=(A R P N ~| | ~ L P)_{0: 59-p}| | E A_{64-p: 63}
\]

The N (No-execute) value used for the storage access is the result of ORing the N bit from the matching PTE with the N bit from the SLB entry that was used to translate the effective address.

\section*{Programming Note}

For segments that may contain a mixture of 4 KB and 64 KB pages (i.e. \(\mathrm{SLBE}_{\mathrm{L} \| \mathrm{LP}}=0 \mathrm{~b} 000\) ), the value of \(p\) used when searching the Page Table to identify the PTEGs is specified to be 12. Since the segment may contain pages of size 4 KB and 64 KB, the processor searches for PTEs specifying pages of either size, and the real address is formed using a value of \(p\) specified by the matching PTE.

If the Page Table search fails, a page fault occurs. This is an Instruction Storage exception or a Data Storage exception, depending on whether the effective address is for an instruction fetch or for a data access. The N value used for the storage access is the N bit from the SLB entry that was used to translate the effective address.

\section*{Programming Note}

To obtain the best performance, Page Table Entries should be allocated beginning with the first empty entry in the primary PTEG, or with the first empty entry in the secondary PTEG if the primary PTEG is full.

\section*{Translation Lookaside Buffer}

Conceptually, the Page Table is searched by the address relocation hardware to translate every reference. For performance reasons, the hardware usually keeps a Translation Lookaside Buffer (TLB) that holds PTEs that have recently been used. The TLB is searched prior to searching the Page Table. As a consequence, when software makes changes to the Page Table it must perform the appropriate TLB invalidate operations to maintain the consistency of the TLB with the Page Table (see Section 5.10).

\section*{Programming Notes}
1. Page Table Entries may or may not be cached in a TLB.
2. It is possible that the hardware implements more than one TLB, such as one for data and one for instructions. In this case the size and shape of the TLBs may differ, as may the values contained therein.
3. Use the tlbie or tlbia instruction to ensure that the TLB no longer contains a mapping for a particular virtual page.

\subsection*{5.7.8 Reference and Change Recording}

If address translation is enabled, Reference ( R ) and Change (C) bits are maintained in the Page Table Entry that is used to translate the virtual address. If the storage operand of a Load or Store instruction crosses a virtual page boundary, the accesses to the components of the operand in each page are treated as separate and independent accesses to each of the pages for the purpose of setting the Reference and Change bits.

Reference and Change bits are set by the processor as described below. Setting the bits need not be atomic with respect to performing the access that caused the bits to be updated. An attempt to access storage may cause one or more of the bits to be set (as described below) even if the access is not performed. The bits are updated in the Page Table Entry if the new value would otherwise be different from the old, as determined by examining either the Page Table Entry or any corresponding lookaside information (e.g., TLB) maintained by the processor.

\section*{Reference Bit}

The Reference bit is set to 1 if the corresponding access (load, store, or instruction fetch) is required by the sequential execution model and is performed. Otherwise the Reference bit may be set to 1 if the corresponding access is attempted, either in-order or out-of-order, even if the attempt causes an exception.

\section*{Change Bit}

The Change bit is set to 1 if a Store instruction is executed and the store is performed. Otherwise the Change bit may be set to 1 if a Store instruction is executed and the store is permitted by the storage protection mechanism and, if the Store instruction is executed out-of-order, the instruction would be required by the sequential execution model in the absence of the following kinds of interrupts:
- system-caused interrupts (see Section 6.4 on page 462)
■ Floating-Point Enabled Exception type Program interrupts when the processor is in an Imprecise mode

\section*{Programming Note}

Even though the execution of a Store instruction causes the Change bit to be set to 1 , the store might not be performed or might be only partially performed in cases such as the following.
- A Store Conditional instruction (stwcx. or stdcx.) is executed, but no store is performed.
- A Store String Word Indexed instruction ( \(\boldsymbol{s t s w x}\) ) is executed, but the length is zero.
- The Store instruction causes a Data Storage exception (for which setting the Change bit is not prohibited).
- The Store instruction causes an Alignment exception.
- The Page Table Entry that translates the virtual address of the storage operand is altered such that the new contents of the Page Table Entry preclude performing the store (e.g., the PTE is made invalid, or the PP bits are changed).
For example, when executing a Store instruction, the processor may search the Page Table for the purpose of setting the Change bit and then re-execute the instruction. When reexecuting the instruction, the processor may search the Page Table a second time. If the Page Table Entry has meanwhile been altered, by a program executing on another processor, the second search may obtain the new contents, which may preclude the store.
- A system-caused interrupt occurs before the store has been performed.

Figure 22 on page 436 summarizes the rules for setting the Reference and Change bits. The table applies to each atomic storage reference. It should be read from the top down; the first line matching a given situation applies. For example, if stwcx. fails due to both a storage protection violation and the lack of a reservation, the Change bit is not altered.

In the figure, the "Load-type" instructions are the Load instructions described in Books I and II, eciwx, and the Cache Management instructions that are treated as Loads. The "Store-type" instructions are the Store instructions described in Books I and II, ecowx, and the Cache Management instructions that are treated as Stores. The "ordinary" Load and Store instructions are those described in Books I and II. "set" means "set to 1 ".

When the processor updates the Reference and Change bits in the Page Table Entry, the accesses are performed as described in Section 5.7.3.3, "Storage Control Attributes for Accesses in Real and Hypervisor Real Addressing Modes" on page 424. The accesses may be performed using operations equivalent to a store to a byte, halfword, word, or doubleword, and are
not necessarily performed as an atomic read/modify/ write of the affected bytes.
These Reference and Change bit updates are not necessarily immediately visible to software. Executing a sync instruction ensures that all Reference and Change bit updates associated with address translations that were performed, by the processor executing the sync instruction, before the sync instruction is executed will be performed with respect to that processor before the sync instruction's memory barrier is created. There are additional requirements for synchronizing Reference and Change bit updates in multiprocessor systems; see Section 5.10, "Page Table Update Synchronization Requirements" on page 454.

\section*{Programming Note}

Because the sync instruction is execution synchronizing, the set of Reference and Change bit updates that are performed with respect to the processor executing the sync instruction before the memory barrier is created includes all Reference and Change bit updates associated with instructions preceding the sync instruction.

If software refers to a Page Table Entry when \(\mathrm{MSR}_{\mathrm{DR}}=1\), the Reference and Change bits in the associated Page Table Entry are set as for ordinary loads and stores. See Section 5.10 for the rules software must follow when updating Reference and Change bits.
\begin{tabular}{|c|c|c|}
\hline Status of Access & R & C \\
\hline Storage protection violation & Acc \({ }^{1}\) & N \\
\hline Out-of-order I-fetch or Load-type insn & Acc & No \\
\hline \multirow[t]{3}{*}{\begin{tabular}{l}
Out-of-order Store-type insn \\
Would be required by the sequential execution model in the absence of system-caused or imprecise interrupts \({ }^{3}\) \\
All other cases
\end{tabular}} & & \\
\hline & Acc & \(A c^{12}\) \\
\hline & Acc & No \\
\hline \multicolumn{3}{|l|}{In-order Load-type or Store-type insn, access not performed} \\
\hline Load-type insn & Acc & No \\
\hline Store-type insn & Acc & \(A c^{2}\) \\
\hline \multicolumn{3}{|l|}{Other in-order access} \\
\hline -fetch & Yes & No \\
\hline Ordinary Load, eciwx & Yes & No \\
\hline Other ordinary Store, ecowx, dcbz & Yes & Ye \\
\hline icbi, dcbt, dcbtst, dcbst, dcbf[] & Acc & No \\
\hline \multicolumn{3}{|l|}{"Acc" means that it is acceptable to set the bit.} \\
\hline \multicolumn{3}{|l|}{1 It is preferable not to set the bit.} \\
\hline \multicolumn{3}{|l|}{2 If C is set, R is also set unless it is already set.} \\
\hline \multicolumn{3}{|l|}{3 For Floating-Point Enabled Exception type Pro} \\
\hline
\end{tabular}

Figure 22. Setting the Reference and Change bits

\subsection*{5.7.9 Storage and Virtual Page Class Key Protection}
| The storage and virtual page class key protection mechanism provides a means for selectively granting instruction fetch access, granting read access, granting read/write access, and prohibiting access to areas of storage based on a number of control criteria.

The operation of the protection mechanism depends on one or more of the following conditions.
- the state of MSR bits HV, IR,DR, PR
- the value of the key bits in the associated SLB entry
- the values of the page protection and key bits in the associated PTE
- the contents of the Authority Mask Register

When translation is enabled for an access, the access is permitted if and only if the access is permitted by the virtual page class key protection (see Section 5.7.9.1) and the storage protection mechanism (see Section 5.7.9.2). If an instruction fetch is not permitted, an Instruction Storage exception is generated. If a data
| access is not permitted, a Data Storage exception is generated. (See Section 5.2)
Unless otherwise indicated, references to "storage protection mechanism" or "protection mechanism" throughout the Books refer to both the Storage Protection mechansm and the Virtual Page Class Key Protection mechanism.

When address translation is enabled, a protection domain is a range of unmapped effective addresses, a virtual page, or a segment. When address translation is disabled and \(\operatorname{LPES}_{1}=1\) there are two protection domains: the set of effective addresses that are less than the value specified by the RMLS, and all other effective addresses. When address translation is disabled and \(\mathrm{LPES}_{1}=0\) the entire effective address space comprises a single protection domain. A protection boundary is a boundary between protection domains.

\subsection*{5.7.9.1 Virtual Page Class Key Protection}

The Virtual Page Class Key protection mechanism provides the means to assign virtual pages to one of 32 classes, and to modify access permissions for each class quickly by modifying the Authority Mask Register (AMR) shown in Figure 23. The access permissions associated with the Virtual Page Class Key protection mechanism apply only to load and store operations when address translation is enabled. The Virtual Page

Class Key protection mechanism has no effect on instruction fetches.


Figure 23. Authority Mask Register (AMR)
The contents of the AMR are as follows.

\section*{Bit Description}

0:1 Access mask for class number 0
2:3 Access mask for class number 1
\(2 \mathrm{n}: 2 \mathrm{n}+1\) Access mask for class number n

62:63 Access mask for class number 31
The access mask for each class defines the access permissions used in conjunction with load and store operations corresponding to page table entries containing a KEY field value equal to the class number. The access permissions associated with each class are defined as follows, where \(\mathrm{AMR}_{2 n}\) and \(\mathrm{AMR}_{2 \mathrm{n}+1}\) refer to the first and second bits of the of the access mask corresponding to class number \(n\).
- An access caused by a Store instruction is permitted if \(\mathrm{AMR}_{2 \mathrm{n}}=0 \mathrm{bO}\); otherwise the access is not permitted.
- An access caused by a Load instruction is permitted if \(A M R_{2 n+1}=0 b 0\); otherwise the access is not permitted.

\section*{Programming Note}

If translation is disabled for a given access, the access is not affected by the Virtual Page Class Key protection mechanism even if the access is made in virtual real addressing mode.

\section*{Programming Note}

The Virtual Page Class Key protection mechanism replaces the Data Address Compare mechanism that was defined in versions of the architecture that precede Version 2.04 (e.g., the two facilities use some of the same processor resources, as described below). However, the Virtual Page Class Key protection mechanism can be used to emulate the Data Address Compare mechanism. Moreover, programs that use the Data Address Compare mechanism can be modified in a manner such that they will work correctly both on processors that comply with versions of the architecture that precede Version 2.04 (and hence implement the Data Address Compare mechanism) and on processors that comply with Version 2.04 of the architecture or with any subsequent version (and hence instead implement the Virtual Page Class Key protection mechanism). The technique takes advantage of the facts that the AMR has the same SPR number as the Data Address Compare mechanism's ACCR (Address Compare Control Register), that \(\mathrm{KEY}_{4}\) occupies the same bit in the PTE as the Data Address Compare mechanism's AC (Address Compare) bit, and that the definition of \(A C C R_{62: 63}\) is very similar to the definition of each even-odd pair of AMR bits. The technique is as follows, where PTE1 refers to doubleword 1 of the PTE.
- Set bits 2:3 and 62:63 of SPR 29 (which is either the ACCR or the AMR) to \(x\), where \(x\) is the desired 2 -bit value for controlling Data Address Compare matches, and set bits 0:1 to Os.
- Set PTE1 54 (which is either the AC bit or \(\mathrm{KEY}_{4}\) ) to the same value that the AC bit would be set to, and set \(\mathrm{PTE1}_{2: 3}\) (which are either RPN bits, that correspond to a real address size larger than the size implemented by any processor that implements the Data Address Compare mechanism, or \(\mathrm{KEY}_{0: 1}\) ) and PTE1 \({ }_{52: 53}\) (which are either reserved bits or \(K_{2: Y}^{2: 3}\) ) to 0 s .
- Use PTE of emulating the Data Address Compare mechanism, except that \(\mathrm{PTE}_{\text {KEY }}\) value 0 may
also be used for any virtual pages for which it is desired that the Virtual Page Class Key mechanism permit all accesses. Do not use PTE \({ }_{K E Y}=31\).
- When a Data Storage interrupt occurs, if \(\mathrm{DSISR}_{42}=1\) then ignore the interrupt for Cache Management instructions other than dcbz. (These instructions can cause a virtual page class key protection violation but cannot cause a Data Address Compare match.) Otherwise treat the interrupt as if a Data Address Compare match had occurred. (Note: Cases for which it is undefined whether a Data Address Compare match occurs do not necessarily cause a virtual page class key protection violation.)

\subsection*{5.7.9.2 Storage Protection, Address Translation Enabled}

When address translation is enabled, the protection mechanism is controlled both by virtual page class key protection (see Section 5.7.9.1) and the following.
■ MSR \(_{P R}\), which distinguishes between supervisor (privileged) state and problem state
- \(\mathrm{K}_{\mathrm{s}}\) and \(\mathrm{K}_{\mathrm{p}}\), the supervisor (privileged) state and problem state storage key bits in the SLB entry used to translate the effective address
- PP, page protection bits 0:2 in the Page Table Entry used to translate the effective address
- For instruction fetches only:
- the N (No-execute) value used for the access (see Sections 5.7.6.1 and 5.7.7.3)
- \(\mathrm{PTE}_{\mathrm{G}}\), the G (Guarded) bit in the Page Table Entry used to translate the effective address
Using the above values, the following rules are applied.
1. For an instruction fetch, the access is not permitted if the \(N\) value is 1 or if \(\mathrm{PTE}_{\mathrm{G}}=1\).
2. For any access except an instruction fetch that is not permitted by rule 1, a "Key" value is computed using the following formula:
\[
\text { Key } \leftarrow\left(K_{p} \& \text { MSRPR }\right) \mid\left(K_{s} \& \neg M S R_{P R}\right)
\]

Using the computed Key, Figure 24 is applied. An instruction fetch is permitted for any entry in the figure except "no access". A load is permitted for
any entry except "no access". A store is permitted only for entries with "read/write".
\begin{tabular}{c|c|c|l|}
\hline Key & PP & Access Authority \\
\hline \(\mathbf{I}\) & 0 & 000 & read/write \\
\(\mathbf{I}\) & 0 & 001 & read/write \\
\(\mathbf{I}\) & 0 & 010 & read/write \\
\(\mathbf{I}\) & 0 & 011 & read only \\
\(\mathbf{I}\) & 0 & 110 & read only \\
\(\mathbf{I}\) & 1 & 000 & no access \\
\(\mathbf{I}\) & 1 & 001 & read only \\
\(\mathbf{I}\) & 1 & 010 & read/write \\
\(\mathbf{I}\) & 1 & 011 & read only \\
\(\mathbf{I}\) & 110 & no access \\
\hline
\end{tabular}

All PP encodings not shown above are reserved. The results of using reserved PP encodings are boundedly undefined.

Figure 24. PP bit protection states, address translation enabled

\subsection*{5.7.9.3 Storage Protection, Address Translation Disabled}

When address translation is disabled, the protection mechanism is controlled by the following (see Chapter 2 and Section 5.7.3, "Real And Virtual Real Addressing Modes").
- LPES \(_{1}\), which distinguishes between the two modes of accessing storage using the LPAR facility
■ \(\mathrm{MSR}_{H V}\), which distinguishes between hypervisor state and other privilege states
■ RMLS, which specifies the real mode limit value
Using the above values, Figure 25 is applied. The access is permitted for any entry in the figure except "no access".
\begin{tabular}{|c|c|l|}
\hline LPES \(_{1}\) & HV & Access Authority \\
\hline 0 & 0 & no access \\
0 & 1 & read/write \\
1 & 0 & read/write or no access \({ }^{1}\) \\
1 & 1 & read/write \\
\hline 1
\end{tabular}

If \(\mathrm{VPM}_{0}=1\), the access authority is read/write. If \(\mathrm{VPM}_{0}=0\) and the effective address for the access is less than the value specified by the RMLS, the access authority is read/write; otherwise the access is not permitted.

Figure 25. Protection states, address translation disabled

\section*{Programming Note}

The comparison described in note 1 in Figure 25 ignores bits \(0: 3\) of the effective address and may ignore bits 4:63-m; see Section 5.7.3.

\subsection*{5.8 Storage Control Attributes}

This section describes aspects of the storage control attributes that are relevant only to privileged software programmers. The rest of the description of storage control attributes may be found in Section 1.6 of Book II and subsections.

\subsection*{5.8.1 Guarded Storage}

Storage is said to be "well-behaved" if the corresponding real storage exists and is not defective, and if the effects of a single access to it are indistinguishable from the effects of multiple identical accesses to it. Data and instructions can be fetched out-of-order from wellbehaved storage without causing undesired side effects.

Storage is said to be Guarded if any of the following conditions is satisfied.
- MSR bit IR or DR is 1 for instruction fetches or data accesses respectively, and the \(G\) bit is 1 in the relevant Page Table Entry.
- MSR bit IR or DR is 0 for instruction fetches or data accesses respectively, \(\mathrm{MSR}_{\mathrm{HV}}=1\), and the storage is outside the range(s) specified by the Real Mode Storage Control facility (see Section 5.7.3.3.1).
In general, storage that is not well-behaved should be Guarded. Because such storage may represent a control register on an I/O device or may include locations that do not exist, an out-of-order access to such storage may cause an I/O device to perform unintended operations or may result in a Machine Check.

The following rules apply to in-order execution of Load and Store instructions for which the first byte of the storage operand is in storage that is both Caching Inhibited and Guarded.
- Load or Store instruction that causes an atomic access

If any portion of the storage operand has been accessed and an External, Decrementer, Hypervisor Decrementer, or Imprecise mode FloatingPoint Enabled exception is pending, the instruction completes before the interrupt occurs.
- Load or Store instruction that causes an Alignment exception, or that causes a Data Storage exceppoint match.

The portion of the storage operand that is in Caching Inhibited and Guarded storage is not accessed.
(The corresponding rules for instructions that cause a Data Address Breakpoint match are given in Section 8.1.1.)

\subsection*{5.8.1.1 Out-of-Order Accesses to Guarded Storage}

In general, Guarded storage is not accessed out-oforder. The only exceptions to this rule are the following.

\section*{Load Instruction}

If a copy of any byte of the storage operand is in a cache then that byte may be accessed in the cache or in main storage.

\section*{Instruction Fetch}

If \(\mathrm{MSR}_{\mathrm{HV}} \mathrm{IR}=0 \mathrm{~b} 10\) then an instruction may be fetched if any of the following conditions are met.
1. The instruction is in a cache. In this case it may be fetched from the cache or from main storage.
2. The instruction is in a real page from which an instruction has previously been fetched, except that if that previous fetch was based on condition 1 then the previously fetched instruction must have been in the instruction cache.
3. The instruction is in the same real page as an instruction that is required by the sequential execution model, or is in the real page immediately following such a page.

\section*{Programming Note}

Software should ensure that only well-behaved storage is copied into a cache, either by accessing as Caching Inhibited (and Guarded) all storage that may not be well-behaved, or by accessing such storage as not Caching Inhibited (but Guarded) and referring only to cache blocks that are wellbehaved.

If a real page contains instructions that will be executed when \(\mathrm{MSR}_{\mathrm{IR}}=0\) and \(M S R_{\mathrm{HV}}=1\), software should ensure that this real page and the next real page contain only well-behaved storage (or that the Real Mode Storage Control facility specifies that this real page is not Guarded).

\subsection*{5.8.2 Storage Control Bits}

When address translation is enabled, each storage access is performed under the control of the Page Table Entry used to translate the effective address. Each Page Table Entry contains storage control bits that specify the presence or absence of the corresponding storage control for all accesses translated by the entry as shown in Figure 26.
\begin{tabular}{|c|c|c|}
\hline & Bit & Storage Control Attribute \\
\hline & W \({ }^{1}\) & 0 - not Write Through Required 1 - Write Through Required \\
\hline & I & \begin{tabular}{l}
0 - not Caching Inhibited \\
1 - Caching Inhibited
\end{tabular} \\
\hline & \(\mathrm{M}^{2}\) & \begin{tabular}{l}
0 - not Memory Coherence Required \\
1 - Memory Coherence Required
\end{tabular} \\
\hline & G & \begin{tabular}{l}
0 - not Guarded \\
1 - Guarded
\end{tabular} \\
\hline \multicolumn{3}{|l|}{\begin{tabular}{l}
1 Support for the 1 value of the W bit is optional. Implementations that do not support the 1 value treat the bit as reserved and assume its value to be 0 . \\
2 [Category: Memory Coherence] Support for the 0 value of the M bit is optional, implementations that do not support the 0 value assume the value of the bit to be 1, and may either preserve the value of the bit or write it as 1.
\end{tabular}} \\
\hline
\end{tabular}

Figure 26. Storage control bits
When address translation is enabled, instructions are not fetched from storage for which the \(G\) bit in the Page Table Entry is set to 1 ; see Section 5.7.9.

When address translation is disabled, the storage control attributes are implicit; see Section 5.7.3.3.

In Section 5.8.2.1 and 5.8.2.2, "access" includes accesses that are performed out-of-order, and references to \(\mathrm{W}, \mathrm{I}, \mathrm{M}\), and G bits include the values of those bits that are implied when address translation is disabled.

\section*{Programming Note}

In a uniprocessor system in which only the processor has caches, correct coherent execution does not require the processor to access storage as Memory Coherence Required, and accessing storage as not Memory Coherence Required may give better performance.

\subsection*{5.8.2.1 Storage Control Bit Restrictions}

All combinations of \(W, I, M\), and \(G\) values are permitted except those for which both W and I are 1.

\section*{Programming Note}

If an application program requests both the Write Through Required and the Caching Inhibited attributes for a given storage location, the operating system should set the I bit to 1 and the W bit to 0 .

At any given time, the value of the I bit must be the same for all accesses to a given real page.

At any given time, the value of the W bit must be the same for all accesses to a given real page.

\subsection*{5.8.2.2 Altering the Storage Control Bits}

When changing the value of the I bit for a given real page from 0 to 1 , software must set the I bit to 1 and then flush all copies of locations in the page from the caches using dcbf[I] and icbi before permitting any other accesses to the page.
When changing the value of the W bit for a given real page from 0 to 1 , software must ensure that no processor modifies any location in the page until after all copies of locations in the page that are considered to be modified in the data caches have been copied to main storage using dcbst or dcbf[]]

\section*{Programming Note}

It is recommended that dcbf be used, rather than dcbfl, when changing the value of the I or W bit from 0 to 1. (dcbfl would have to be executed on all processors for which the contents of the data cache may be inconsistent with the new value of the bit, whereas, if the \(M\) bit for the page is \(1, \boldsymbol{d c b f}\) need be executed on only one processor in the system.)

When changing the value of the \(M\) bit for a given real page, software must ensure that all data caches are consistent with main storage. The actions required to do this to are system-dependent.

\section*{Programming Note}

For example, when changing the \(M\) bit in some directory-based systems, software may be required to execute dcbfll] on each processor to flush all storage locations accessed with the old \(M\) value before permitting the locations to be accessed with the new \(M\) value.

Additional requirements for changing the storage control bits in the Page Table are given in Section 5.10.

\subsection*{5.9 Storage Control Instructions}

\subsection*{5.9.1 Cache Management Instructions}

This section describes aspects of cache management that are relevant only to privileged software programmers.

For a dcbz instruction that causes the target block to be newly established in the data cache without being fetched from main storage, the processor need not verify that the associated real address is valid. The existence of a data cache block that is associated with an invalid real address (see Section 5.6) can cause a
delayed Machine Check interrupt or a delayed Checkstop.

Each implementation provides an efficient means by which software can ensure that all blocks that are considered to be modified in the data cache have been copied to main storage before the processor enters any power conserving mode in which data cache contents are not maintained.

\subsection*{5.9.2 Synchronize Instruction}

The Synchronize instruction is described in Section 3.3.3 of Book II, but only at the level required by an application programmer (sync with \(L=0\) or \(L=1\) ). This section describes properties of the instruction that are relevant only to operating system and hypervisor software programmers. This variant of the Synchronize instruction is designated the Page Table Entry sync and is specified by the extended mnemonic ptesync (equivalent to sync with \(\mathrm{L}=2\) ).
The ptesync instruction has all of the properties of sync with \(\mathrm{L}=0\) and also the following additional properties.

■ The memory barrier created by the ptesync instruction provides an ordering function for the storage accesses associated with all instructions that are executed by the processor executing the ptesync instruction and, as elements of set A, for all Reference and Change bit updates associated with additional address translations that were performed, by the processor executing the ptesync instruction, before the ptesync instruction is executed. The applicable pairs are all pairs \(a_{i}, b_{j}\) in which \(b_{j}\) is a data access and \(a_{i}\) is not an instruction fetch.
- The ptesync instruction causes all Reference and Change bit updates associated with address translations that were performed, by the processor executing the ptesync instruction, before the ptesync instruction is executed, to be performed with respect to that processor before the ptesync instruction's memory barrier is created.
- The ptesync instruction provides an ordering function for all stores to the Page Table caused by Store instructions preceding the ptesync instruction with respect to searches of the Page Table that are performed, by the processor executing the ptesync instruction, after the ptesync instruction completes. Executing a ptesync instruction ensures that all such stores will be performed, with
respect to the processor executing the ptesync instruction, before any implicit accesses to the affected Page Table Entries, by such Page Table searches, are performed with respect to that processor.
- In conjunction with the tlbie and tlbsync instructions, the ptesync instruction provides an ordering function for TLB invalidations and related storage accesses on other processors as described in the tlbsync instruction description on page 453.

\section*{Programming Note}

For instructions following a ptesync instruction, the memory barrier need not order implicit storage accesses for purposes of address translation and reference and change recording.
The functions performed by the ptesync instruction may take a significant amount of time to complete, so this form of the instruction should be used only if the functions listed above are needed. Otherwise sync with \(\mathrm{L}=0\) should be used (or sync with \(L=1\), or eieio, if appropriate).
Section 5.10, "Page Table Update Synchronization Requirements" on page 454 gives examples of uses of ptesync.

\subsection*{5.9.3 Lookaside Buffer Management}

All implementations have a Segment Lookaside Buffer (SLB). For performance reasons, most implementations also have implementation-specific lookaside information that is used in address translation. This lookaside information may be: a Translation Lookaside Buffer (TLB) which is a cache of recently used Page

Table Entries (PTEs); a cache of recently used translations of effective addresses to real addresses; etc.; or any combination of these. Lookaside information, including the SLB, is managed using the instructions described in the subsections of this section.

Lookaside information derived from PTEs is not necessarily kept consistent with the Page Table. When software alters the contents of a PTE, in general it must also invalidate all corresponding implementation-specific lookaside information; exceptions to this rule are described in Section 5.10.1.2.

The effects of the slbie, slbia, and TLB Management instructions on address translations, as specified in Sections 5.9.3.1 and 5.9.3.3 for the SLB and TLB respectively, apply to all implementation-specific lookaside information that is used in address translation. Unless otherwise stated or obvious from context, references to SLB entry invalidation and TLB entry invalidation elsewhere in the Books apply also to all implementation-specific lookaside information that is derived from SLB entries and PTEs respectively.
The tlbia instruction is optional. However, all implementations provide a means by which software can invalidate all implementation-specific lookaside information that is derived from PTEs.

Implementation-specific lookaside information that contains translations of effective addresses to real addresses may include "translations" that apply in real addressing mode. Because such "translations" are affected by the contents of the LPCR, RMOR, and HRMOR, when software alters the contents of these registers it must also invalidate the corresponding implementation-specific lookaside information.

All implementations that have such lookaside information provide a means by which software can invalidate all such lookaside information.

For simplicity, elsewhere in the Books it is assumed that the TLB exists.

\section*{Programming Note}

Because the instructions used to manage imple-mentation-specific lookaside information that is derived from PTEs may be changed in a future version of the architecture, it is recommended that software "encapsulate" uses of the TLB Management instructions into subroutines.

\section*{Programming Note}

The function of all the instructions described in Sections 5.9.3.1 - 5.9.3.3 is independent of whether address translation is enabled or disabled.

For a discussion of software synchronization requirements when invalidating SLB and TLB entries, see Chapter 10.

\subsection*{5.9.3.1 SLB Management Instructions}

\section*{Programming Note}

Accesses to a given SLB entry caused by the instructions described in this section obey the sequential execution model with respect to the contents of the entry and with respect to data dependencies on those contents. That is, if an instruction sequence contains two or more of these instructions, when the sequence has completed, the final state of the SLB entry and of General Purpose Registers is as if the instructions had been executed in program order.

However, software synchronization is required in order to ensure that any alterations of the entry take effect correctly with respect to address translation; see Chapter 10.
```

SLB Invalidate Entry X-form
slbie RB

| 31 | $/ / /$ |  | I/I | RB |  | 434 |
| ---: | ---: | ---: | ---: | ---: | ---: | ---: |

```
```

ea 0:35}\leftarrow~(RB\mp@subsup{)}{0:35}{

```
ea 0:35}\leftarrow~(RB\mp@subsup{)}{0:35}{
if, for SLB entry that translates
if, for SLB entry that translates
    or most recently translated ea,
    or most recently translated ea,
        entry_class = (RB) 36 and
        entry_class = (RB) 36 and
        entry_seg_size = size specified in (RB) 37:38
        entry_seg_size = size specified in (RB) 37:38
then for SLB entry (if any) that translates ea
then for SLB entry (if any) that translates ea
    SLBE }\leftarrow*
    SLBE }\leftarrow*
    all other fields of SLBE \leftarrow undefined
    all other fields of SLBE \leftarrow undefined
else
else
        s \leftarrow log_base_2 (entry_seg_size)
        s \leftarrow log_base_2 (entry_seg_size)
        esid}\leftarrow(RB)0:63-
        esid}\leftarrow(RB)0:63-
        translation of esid }\leftarrow\mathrm{ undefined
```

        translation of esid }\leftarrow\mathrm{ undefined
    ```

Let the Effective Address (EA) be any EA for which \(E A_{0: 35}=(R B)_{0: 35}\). Let the class be \((R B)_{36}\). Let the segment size be equal to the segment size specified in \((\mathrm{RB})_{37: 38}\); the allowed values of \((\mathrm{RB})_{37: 38}\), and the correspondence between the values and the segment size, are the same as for the B field in the SLBE (see Figure 16 on page 428).

The class value and segment size must be the same as the class value and segment size in the SLB entry that translates the EA, or the values that were in the SLB entry that most recently translated the EA if the translation is no longer in the SLB; if these values are not the same, the results of translating effective addresses that would have been translated by that SLB entry are undefined, and the next paragraph need not apply.
If the SLB contains only a single entry that translates the EA, then that is the only SLB entry that is invalidated. If the SLB contains more than one such entry, then zero or more such entries are invalidated, and similarly for any implementation-specific lookaside
information used in address translation; additionally, a machine check may occur.
SLB entries are invalidated by setting the V bit in the entry to 0 , and the remaining fields of the entry are set to undefined values.

The processor ignores the contents of RB listed below and software must set them to 0 s.
\[
\begin{array}{ll}
- & (\mathrm{RB})_{37} \\
- & (\mathrm{RB})_{39: 63} \\
- & \text { If } s=40,(\mathrm{RB})_{24: 35}
\end{array}
\]

If this instruction is executed in 32-bit mode, \((\mathrm{RB})_{0: 31}\) must be zeros.
This instruction is privileged.

\section*{Special Registers Altered: None}

\section*{Programming Note}
slbie does not affect SLBs on other processors.

\section*{Programming Note}

The reason the class value specified by slbie must be the same as the Class value that is or was in the relevant SLB entry is that the processor may use these values to optimize invalidation of implemen-tation-specific lookaside information used in address translation. If the value specified by slbie differs from the value that is or was in the relevant SLB entry, these optimizations may produce incorrect results. (An example of implementation-specific address translation lookaside information is the set of recently used translations of effective addresses to real addresses that some processors maintain in an Effective to Real Address Translation (ERAT) lookaside buffer.)
The recommended use of the Class field is to use the 0 value to indicate that the SLB entry contains a translation that is expected to be long-lived and the 1 value to indicate the SLB entry contains a translation that is expected to be short lived. If this is done and the processor invalidates certain implementa-tion-specific lookaside information based only on the specified class value, an slbie instruction that invalidates a short-lived translation will preserve such lookaside information for long-lived translations.
The Move To Segment Register instructions (see Section 5.9.3.2.1) create SLB entries in which the Class value is 0 .

\section*{Programming Note}

The B value in register RB may be needed for invalidating ERAT entries corresponding to the translation being invalidated.

\section*{SLB Invalidate AII}

X-form
slbia
\begin{tabular}{|l|l|l|l|l|ll|r|}
\hline \multicolumn{1}{|c|}{31} & & /// & \multicolumn{1}{|c|}{\(/ / /\)} & \multicolumn{2}{|c|}{\(/ / /\)} & \multicolumn{2}{|c|}{498} \\
0 & & 6 & & 11 & 16 & 21 & \\
31 \\
\hline
\end{tabular}
```

for each SLB entry except SLB entry 0
SLBEV}\leftarrow
all other fields of SLBE }\leftarrow\mathrm{ undefined

```

For all SLB entries except SLB entry 0 , the V bit in the entry is set to 0 , making the entry invalid, and the remaining fields of the entry are set to undefined values. SLB entry 0 is not altered.
This instruction is privileged.

\section*{Special Registers Altered:}

None

\section*{Programming Note}
slbia does not affect SLBs on other processors.

\section*{- Programming Note}

If slbia is executed when instruction address translation is enabled, software can ensure that attempting to fetch the instruction following the slbia does not cause an Instruction Segment interrupt by placing the slbia and the subsequent instruction in the effective segment mapped by SLB entry 0. (The preceding assumes that no other interrupts occur between executing the slbia and executing the subsequent instruction.)
SLB Move To Entry
slbmte
RS, RB X-form

\section*{Programming Note}

The reason slbmte cannot be used to invalidate an SLB entry is that it does not necessarily affect implementation-specific address translation lookaside information. slbie (or slbia) must be used for this purpose.

The SLB entry specified by bits 52:63 of register RB is loaded from register RS and from the remainder of register RB. The contents of these registers are interpreted as shown in Figure 27.

RS


RB
\begin{tabular}{|l|l|c|c|}
\hline ESID & V & Os & index \\
\hline 0 & 3637 & 52 & 63 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline \(\mathrm{RS}_{0: 1}\) & B \\
\hline \(\mathrm{RS}_{2: 51}\) & VSID \\
\hline \(\mathrm{RS}_{52}\) & \(\mathrm{K}_{\text {s }}\) \\
\hline \(\mathrm{RS}_{53}\) & \(\mathrm{K}_{\mathrm{p}}\) \\
\hline \(\mathrm{RS}_{54}\) & N \\
\hline \(\mathrm{RS}_{55}\) & L \\
\hline \(\mathrm{RS}_{56}\) & C \\
\hline \(\mathrm{RS}_{57}\) & must be 0b0 \\
\hline \(\mathrm{RS}_{58: 59}\) & LP \\
\hline \(\mathrm{RS}_{60: 63}\) & must be 0b0000 \\
\hline \(\mathrm{RB}_{0} \mathbf{3 5}\) & ESID \\
\hline \(\mathrm{RB}_{36}\) & V \\
\hline \(\mathrm{RB}_{37: 51}\) & must be 0b000 || 0x000 \\
\hline \(\mathrm{RB}_{52: 63}\) & index, which selects the SLB entry \\
\hline
\end{tabular}

\section*{Figure 27. GPR contents for slbmte}

On implementations that support a virtual address size of only \(n\) bits, \(n<78\), (RS) \(0: 77-n\) must be zeros.
\((\mathrm{RS})_{57}\) and (RS \()_{60: 63}\) must be ignored by the processor.
High-order bits of \((\mathrm{RB})_{52: 63}\) that correspond to SLB entries beyond the size of the SLB provided by the implementation must be zeros.
If this instruction is executed in 32-bit mode, \((\mathrm{RB})_{0: 31}\) must be zeros (i.e., the ESID must be in the range 0 15).

This instruction cannot be used to invalidate an SLB entry.

This instruction is privileged.

\section*{Special Registers Altered: \\ None}

\section*{SLB Move From Entry VSID}

X-form
slbmfev RT,RB
\begin{tabular}{|c|cc|c|c|c|c|c|}
\hline 31 & RT & & I/I & RB & & 851 & \(/\) \\
0 & & & 6 & 11 & 16 & 21 & \\
31 \\
\hline
\end{tabular}

If the SLB entry specified by bits 52:63 of register RB is valid ( \(\mathrm{V}=1\) ), the contents of the \(B, \mathrm{VSID}, \mathrm{K}_{\mathrm{s}}, \mathrm{K}_{\mathrm{p}}, \mathrm{N}, \mathrm{L}, \mathrm{C}\), and LP fields of the entry are placed into register RT. The contents of these registers are interpreted as shown in Figure 28.
RT
\begin{tabular}{|l|ll|l|l|l|l|}
\hline B & & VSID & \(\mathrm{K}_{\mathrm{s}} \mathrm{K}_{\mathrm{p}}\) NLC & 0 & LP & Os \\
\hline 0 & 2 & & 52 & 57 & 58 & 60 \\
\hline
\end{tabular}

RB
\begin{tabular}{|l|l|}
\hline Os & \multicolumn{2}{c|}{ index } \\
\hline 0 & 52
\end{tabular}
\begin{tabular}{ll}
\(\mathrm{RT}_{0: 1}\) & B \\
\(\mathrm{RT}_{2: 51}\) & VSID \\
\(\mathrm{RT}_{52}\) & \(\mathrm{~K}_{\mathrm{s}}\) \\
\(\mathrm{RT}_{53}\) & \(\mathrm{~K}_{\mathrm{p}}\) \\
\(\mathrm{RT}_{54}\) & N \\
\(\mathrm{RT}_{55}\) & L \\
\(\mathrm{RT}_{56}\) & C \\
\(\mathrm{RT}_{57}\) & set to \(0 b 0\) \\
\(\mathrm{RT}_{58: 59}\) & LP \\
\(\mathrm{RT}_{60: 63}\) & set to \(0 b 0000\)
\end{tabular}
\(\mathrm{RB}_{0: 51} \quad\) must be \(0 \times 0 \_0000 \_0000 \_0000\)
\(\mathrm{RB}_{52: 63}\) index, which selects the SLB entry
Figure 28. GPR contents for slbmfev
On implementations that support a virtual address size of only \(n\) bits, \(n<78, \mathrm{RT}_{0: 77-n}\) are set to zeros.
If the SLB entry specified by bits 52:63 of register RB is invalid \((\mathrm{V}=0)\), the contents of register RT are set to 0 .

High-order bits of \((\mathrm{RB})_{52: 63}\) that correspond to SLB entries beyond the size of the SLB provided by the implementation must be zeros.

This instruction is privileged.

\section*{Special Registers Altered:} None

SLB Move From Entry ESID
X-form
slbmfee RT,RB
\begin{tabular}{|c|c|c|c|c|c|}
\hline 31 & RT & I/I & RB & \multicolumn{2}{|c|}{915} \\
\hline 0 & & 6 & 11 & 16 & 21 \\
\hline
\end{tabular}

If the SLB entry specified by bits 52:63 of register RB is valid ( \(\mathrm{V}=1\) ), the contents of the ESID and V fields of the entry are placed into register RT. The contents of these registers are interpreted as shown in Figure 29.

RT


RB
\begin{tabular}{|l|ll|}
\hline & Os & index \\
\hline 0 & 52 & 63 \\
\hline
\end{tabular}
\begin{tabular}{ll}
\(\mathrm{RT}_{0: 35}\) & ESID \\
\(\mathrm{RT}_{36}\) & V \\
\(\mathrm{RT}_{37: 63}\) & set to \(0 b 000 \| 0 \times 00 \_0000\) \\
\(\mathrm{RB}_{0: 51}\) & must be \(0 \times 0 \_0000-0000 \_0000\) \\
\(\mathrm{RB}_{52: 63}\) & index, which selects the SLB entry
\end{tabular}

Figure 29. GPR contents for slbmfee
If the SLB entry specified by bits 52:63 of register RB is invalid ( \(\mathrm{V}=0\) ), the contents of register RT are set to 0 .

High-order bits of \((\mathrm{RB})_{52: 63}\) that correspond to SLB entries beyond the size of the SLB provided by the implementation must be zeros.

This instruction is privileged.
Special Registers Altered: None

\subsection*{5.9.3.2 Bridge to SLB Architecture [Category:Server.Phased-Out]}

The facility described in this section can be used to ease the transition to the current Power ISA softwaremanaged Segment Lookaside Buffer (SLB) architecture, from the Segment Register architecture provided by 32 -bit PowerPC implementations. A complete description of the Segment Register architecture may be found in "Segmented Address Translation, 32-Bit Implementations," Section 4.5, Book III of Version 1.10 of the PowerPC architecture, referenced in the introduction to this architecture.

The facility permits the operating system to continue to use the 32-bit PowerPC implementation's Segment Register Manipulation instructions.

\subsection*{5.9.3.2.1 Segment Register Manipulation Instructions}

The instructions described in this section -- mtsr, mtsrin, mfsr, and mfsrin -- allow software to associate effective segments 0 through 15 with any of virtual segments 0 through \(2^{27}-1\). SLB entries \(0: 15\) serve as virtual Segment Registers, with SLB entry i used to emulate Segment Register i. The mtsr and mtsrin instructions move 32 bits from a selected GPR to a selected SLB entry. The mfsr and mfsrin instructions move 32 bits from a selected SLB entry to a selected GPR.

The contents of the GPRs used by the instructions described in this section are shown in Figure 30. Fields shown as zeros must be zero for the Move To Segment Register instructions. Fields shown as hyphens are ignored. Fields shown as periods are ignored by the Move To Segment Register instructions and set to zero by the Move From Segment Register instructions. Fields shown as colons are ignored by the Move To Segment Register instructions and set to undefined values by the Move From Segment Register instructions.

RS/RT


RB


Figure 30. GPR contents for mtsr, mtsrin, mfsr, and mfsrin

\section*{Programming Note}

The "Segment Register" format used by the instructions described in this section corresponds to the low-order 32 bits of RS and RT shown in the figure. This format is essentially the same as that for the Segment Registers of 32-bit PowerPC implementations. The only differences are the following.
- Bit 36 corresponds to a reserved bit in Segment Registers. Software must supply 0 for the bit because it corresponds to the L bit in SLB entries, and large pages are not supported for SLB entries created by the Move To Segment Register instructions.

■ VSID bits 23:25 correspond to reserved bits in Segment Registers. Software can use these extra VSID bits to create VSIDs that are larger than those supported by the Segment Register Manipulation instructions of 32-bit PowerPC implementations.

Bit 32 of RS and RT corresponds to the T (directstore) bit of early 32-bit PowerPC implementations. No corresponding bit exists in SLB entries.

\section*{Programming Note}

The Programming Note in the introduction to Section 5.9.3.1 applies also to the Segment Register Manipulation instructions described in this section, and to any combination of the instructions described in the two sections, except as specified below for mfsr and mfsrin.

The requirement that the SLB contain at most one entry that translates a given effective address (see Section 5.7.6.1) applies to SLB entries created by \(\boldsymbol{m t s r}\) and mtsrin. This requirement is satisfied naturally if only mtsr and mtsrin are used to create SLB entries for a given ESID, because for these instructions the association between SLB entries and ESID values is fixed (SLB entry \(i\) is used for ESID i). However, care must be taken if slbmte is also used to create SLB entries for the ESID, because for slbmte the association between SLB entries and ESID values is specified by software.

\section*{Move To Segment Register}

\section*{X-form} mtsr SR,RS
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & RS & \(/\) & SR & III & 210 & \(/\) \\
0 & & 6 & & 11 & 12 & 16 \\
\hline
\end{tabular}

The SLB entry specified by SR is loaded from register RS, as follows.
\begin{tabular}{|c|c|c|}
\hline SLBE & Set to & SLB Field(s) \\
\hline \multicolumn{3}{|l|}{Bit(s)} \\
\hline 0:31 & 0x0000_0000 & \(\mathrm{ESID}_{0: 31}\) \\
\hline 32:35 & SR & \(\mathrm{ESID}_{32: 35}\) \\
\hline 36 & Ob1 & V \\
\hline 37:38 & Ob00 & B \\
\hline 39:61 & 0b000||0x0_0000 & VSID \({ }_{0: 22}\) \\
\hline 62:88 & (RS) \({ }^{\text {P7:63 }}\) & \(\mathrm{VSID}_{23: 49}\) \\
\hline 89:91 & (RS) \({ }_{33: 35}\) & \(\mathrm{K}_{\mathrm{s}} \mathrm{K}_{\mathrm{p}} \mathrm{N}\) \\
\hline 92 & \((\mathrm{RS})_{36}\) & \(\mathrm{L}\left((\mathrm{RS})_{36}\right.\) must be 0b0) \\
\hline 93 & Ob0 & C \\
\hline 94 & Ob0 & reserved \\
\hline 95:96 & Ob00 & LP \\
\hline
\end{tabular}
\(\mathrm{MSR}_{\text {SF }}\) must be 0 when this instruction is executed; otherwise the results are boundedly undefined.

This instruction is privileged.

\section*{Special Registers Altered:}

None

\section*{Move To Segment Register Indirect X-form}
mtsrin RS,RB
\begin{tabular}{|c|c|c|c|c|c|}
\hline 31 & RS & \multicolumn{1}{|c|}{ I/I } & RB & \multicolumn{2}{|c|}{242} \\
\hline 0 & & 6 & 11 & 16 & 21 \\
\hline
\end{tabular}

The SLB entry specified by \((R B)_{32: 35}\) is loaded from register RS, as follows.
\begin{tabular}{lll}
\begin{tabular}{l} 
SLBE \\
Bit(s)
\end{tabular} & Set to & SLB Field(s) \\
\(0: 31\) & \(0 \times 0000 \_0000\) & \(\mathrm{ESID}_{0: 31}\) \\
\(32: 35\) & \((\mathrm{RB})_{32: 35}\) & \(\mathrm{ESID}_{32: 35}\) \\
36 & 0 b 1 & V \\
\(37: 38\) & 0 b 00 & B \\
\(39: 61\) & \(0 \mathrm{~b} 000 \| 0 \times 0 \_0000\) & \(\mathrm{VSID}_{0: 22}\) \\
\(62: 88\) & \((\mathrm{RS})_{37: 63}\) & \(\mathrm{VSID}_{23: 49}\) \\
\(89: 91\) & \((\mathrm{RS})_{33: 35}\) & \(\mathrm{~K}_{\mathrm{s}} \mathrm{K}_{\mathrm{p}} \mathrm{N}\) \\
92 & \((\mathrm{RS})_{36}\) & \(\mathrm{~L}\left((\mathrm{RS})_{36}\right.\) must be 0b0) \\
93 & 0 bO & C \\
94 & 0 bO & reserved \\
\(95: 96\) & 0 b 00 & LP
\end{tabular}
\(M_{S R}\) must be 0 when this instruction is executed; otherwise the results are boundedly undefined.

This instruction is privileged.
Special Registers Altered:
None

\section*{Move From Segment Register}

\section*{X-form}
mfsr RT,SR
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & RT & 1 & SR & I/I & & 595 \\
0 & & 6 & & 11 & 12 & 16 \\
\hline
\end{tabular}

The contents of the low-order 27 bits of the VSID field and the contents of the \(K_{s}, K_{p}, N\), and \(L\) fields of the SLB entry specified by SR are placed into register RT as follows.
\begin{tabular}{lll} 
SLBE Bit(s) & Copied to & SLB Field(s) \\
\(62: 88\) & \(\mathrm{RT}_{37: 63}\) & VSID \(_{23: 49}\) \\
\(89: 91\) & \(\mathrm{RT}_{33: 35}\) & \(\mathrm{~K}_{s} \mathrm{~K}_{\mathrm{p}} \mathrm{N}\) \\
92 & \(\mathrm{RT}_{36}\) & \(\mathrm{~L}\left(\mathrm{SLBE}_{\mathrm{L}}\right.\) must be 0 b 0\()\)
\end{tabular}
\(R T_{32}\) is set to 0 . The contents of \(R T_{0: 31}\) are undefined.
\(\mathrm{MSR}_{\text {SF }}\) must be 0 when this instruction is executed; otherwise the results are boundedly undefined.

This instruction must be used only to read an SLB entry that was, or could have been, created by mtsr or mtsrin and has not subsequently been invalidated (i.e., an SLB entry in which ESID \(<16, \mathrm{~V}=1, \mathrm{VSID}<2^{27}, L=0\), and \(C=0\) ). If the \(S L B\) entry is invalid ( \(\mathrm{V}=0\) ), \(\mathrm{RT}_{33: 63}\) are set to 0 . Otherwise the contents of register RT are undefined.

This instruction is privileged.

\section*{Special Registers Altered:}

None

\section*{Move From Segment Register Indirect \(X\)-form}

\author{
mfsrin RT,RB
}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & RT & & I/I & RB & & 659 \\
\hline 0 & & 6 & 11 & 16 & 21 & \\
\hline
\end{tabular}

The contents of the low-order 27 bits of the VSID field and the contents of the \(K_{s}, K_{p}\), \(N\), and \(L\) fields of the SLB entry specified by (RB) \({ }_{32: 35}\) are placed into register RT as follows.
\begin{tabular}{lll} 
SLBE Bit(s) & Copied to & \multicolumn{1}{c}{ SLB Field(s) } \\
\(62: 88\) & \(\mathrm{RT}_{37: 63}\) & \(\mathrm{VSID}_{23: 49}\) \\
\(89: 91\) & \(\mathrm{RT}_{33: 35}\) & \(\mathrm{~K}_{\mathrm{s}} \mathrm{K}_{\mathrm{p}} \mathrm{N}\) \\
92 & \(\mathrm{RT}_{36}\) & \(\mathrm{~L}\left(\mathrm{SLBE} \mathrm{L}_{\mathrm{L}}\right.\) must be 0 b 0\()\)
\end{tabular}
\(R T_{32}\) is set to 0 . The contents of \(R T_{0: 31}\) are undefined.
MSR \(_{\text {SF }}\) must be 0 when this instruction is executed; otherwise the results are boundedly undefined.

This instruction must be used only to read an SLB entry that was, or could have been, created by mtsr or mtsrin and has not subsequently been invalidated (i.e., an SLB entry in which ESID \(<16, V=1, V S I D<2^{27}, L=0\), and \(C=0\) ). If the SLB entry is invalid ( \(\mathrm{V}=0\) ), \(\mathrm{RT}_{33: 63}\) are set to 0 . Otherwise the contents of register RT are undefined.

This instruction is privileged.
Special Registers Altered:
None

\subsection*{5.9.3.3 TLB Management Instructions}

\section*{TLB Invalidate Entry \\ X-form}


The operation performed by this instruction is based upon the contents of RB and the \(L\) field. The contents of RB are shown below, where \(L\) is the \(L\) field in the instruction.
\(L=0\) :
\begin{tabular}{|l|c|c|c|c|}
\hline & VPN & Os & B & AP \\
\hline & Os \\
\hline 0 & 52 & 54 & 56 & 57 \\
\hline
\end{tabular}
\(\mathrm{L}=1\) :


If the \(L\) field of the instruction contains \(0, \mathrm{RB}_{56}\) (AP Admixed Page size field) must be set to 0 if the page size specified by the PTE that was used to create the TLB entry to be invalidated is 4 KB and must be set to 1 if the page size specified by the PTE that was used to create the TLB entry to be invalidated is 64 KB . The VPN field in register RB must contain bits 14:65 of the virtual address translated by the TLB entry to be invalidated.

If the \(L\) field in the instruction contains 1 , the following rules apply, where c is the number of "r" bits in the LP field of the PTE that was used to create the TLB entry to be invalidated.
- The page size is specified in the LP field in register RB, where the relationship between (RB) \({ }_{\text {LP }}\) and the page size is the same as the relationship between \(P T E_{L P}\) and the page size (see Figure 6). Specifically, (RB) \(44+\mathrm{c}: 51\) must be equal to the contents of bits \(\mathrm{c}: 7\) of the

LP field of the PTE that was used to create the TLB entry to be invalidated.
- \(\quad(R B)_{0: 43+c}\) must contain bits 14:77-p of the virtual address translated by the TLB to be invalidated, followed by \(\mathrm{p}+\mathrm{c}-20\) zeros which must be ignored by the processor.
Let the segment size be equal to the segment size specified in \(\mathrm{RB}_{54: 55}\) (B field). The contents of \(\mathrm{RB}_{54: 55}\) must be the same as the contents of \(\mathrm{PTE}_{\mathrm{B}}\) used to create the TLB entry to be invalidated.
\(\mathrm{RB}_{52: 53}, \mathrm{RB}_{56}\) (when the \(L\) field of the instruction is 1 ), and \(\mathrm{RB}_{57: 63}\) must be set to zeros and must be ignored by the processor.
All TLB entries that have all of the following properties are made invalid on all processors that are in the same partition as the processor executing the tlbie instruction.
- The entry translates a virtual address for which \(\mathrm{VA}_{14: 77-\mathrm{p}}\) is equal to \((\mathrm{RB})_{0: 63-p}\).
- The segment size of the entry is the same as the segment size specified in \((\mathrm{RB})_{54: 55}\).
- Either of the following is true:
- The L field in the instruction is 0 , and either the page size of the entry is 4 KB and \((R B)_{56}=0\), or the page size of the entry is 64 KB and \((\mathrm{RB})_{56}=1\).
- The \(L\) field of the instruction is 1 , and the page size of the entry matches the page size specified in (RB) \({ }_{44: 51}\).

Additional TLB entries may also be made invalid on any processor that is in the same partition as the processor executing the tlbie instruction.
\(M^{M S R}{ }_{S F}\) must be 1 when this instruction is executed; otherwise the results are undefined.
The operation performed by this instruction is ordered by the eieio (or sync or ptesync) instruction with respect to a subsequent tlbsync instruction executed by the processor executing the tlbie instruction. The operations caused by tlbie and tlbsync are ordered by eieio as a fourth set of operations, which is independent of the other three sets that eieio orders.
This instruction is privileged, and can be executed only in hypervisor state. If it is executed in privileged but non-hypervisor state either a privileged Instruction type Program interrupt occurs or the results are boundedly undefined.

See Section 5.10, "Page Table Update Synchronization Requirements" for a description of other requirements associated with the use of this instruction.

\section*{Special Registers Altered:}

None

\section*{Programming Note}

For tlbie[ \(/\) instructions in which \(\mathrm{L}=0\), the AP value in RB is provided to make it easier for the processor to locate address translations, in lookaside buffers, corresponding to the address translation being invalidated.

\section*{TLB Invalidate Entry Local}

X-form
tlbiel RB,L
[Category: Server]

```

if $\mathrm{L}=0$
then
$p=12$
if (RB) ${ }_{56}=0$
then pg_size $\leftarrow 4 \mathrm{~KB}$
else pg_size $\leftarrow 64$ KB
else
pg_size $\leftarrow$ page size specified in $(R B) 44: 51$
$p \leftarrow$ log_base_2 (pg_size)
sg_size $\leftarrow$ segment size specified in $(R B)_{54: 55}$
for each TLB entry
if (entry_ $\mathrm{VA}_{14: 77-\mathrm{p}}=(\mathrm{RB})_{0: 63-\mathrm{p}}$ ) \&
(entry_sg_size = segment_size)
(entry_pg_size = pg_size)
then TLB entry $\leftarrow$ invalid

```

The operation performed by this instruction is based upon the contents of RB and the L field. The contents of \(R B\) are shown below, where \(L\) is the \(L\) field in the instruction.

\section*{\(L=0\) :}


\section*{\(L=1\) :}
\begin{tabular}{|l|l|c|c|c|}
\hline & VPN & LP & Os & B \\
\hline
\end{tabular}

If the \(L\) field of the instruction contains \(0, \mathrm{RB}_{56}\) (AP Admixed Page size field) must be set to 0 if the page size specified by the PTE that was used to create the TLB entry to be invalidated is 4 KB and must be set to 1 if the page size specified by the PTE that was used to create the TLB entry to be invalidated is 64 KB . The VPN field in register RB must contain bits 14:65 of the virtual address translated by the TLB entry to be invalidated.

If the \(L\) field in the instruction contains 1 , the following rules apply, where \(c\) is the number of " \(r\) " bits in the LP field of the PTE that was used to create the TLB entry to be invalidated.
- The page size is specified in the LP field in register RB, where the relationship between \((\mathrm{RB})_{\mathrm{LP}}\) and the page size is the same as the relationship between \(P T E_{L P}\) and the page size (see Figure 6). Specifically, (RB) 44+c:51 \(^{\text {a }}\) must be equal to the contents of bits \(\mathrm{c}: 7\) of the LP field of the PTE that was used to create the TLB entry to be invalidated.
- \(\quad(\mathrm{RB})_{0: 43+c}\) must contain bits \(14: 77-\mathrm{p}\) of the virtual address translated by the TLB to be invalidated, followed by \(\mathrm{p}+\mathrm{c}-20\) zeros which must be ignored by the processor.

Let the segment size be equal to the segment size specified in \(\mathrm{RB}_{54: 55}\) ( B field). The contents of \(\mathrm{RB}_{54: 55}\) must be the same as the contents of \(\mathrm{PTE}_{\mathrm{B}}\) used to create the TLB entry to be invalidated.
\(\mathrm{RB}_{52: 53}, \mathrm{RB}_{56}\) (when the \(L\) field of the instruction is 1 ), and RB \(57: 63\) must be set to 0 s and must be ignored by the processor.

All TLB entries that have all of the following properties are made invalid on the processor executing the tlbiel instruction.

■ The entry translates a virtual address for which \(\mathrm{VA}_{14: 77-\mathrm{p}}\) is equal to \((\mathrm{RB})_{0: 63-\mathrm{p}}\).
- The segment size of the entry is the same as the segment size specified in (RB) 54:55 .
- Either of the following is true:
- The L field in the instruction is 0 , and either the page size of the entry is 4 KB and \((R B)_{56}=0\), or the page size of the entry is 64 KB and \((\mathrm{RB})_{56}=1\).
- The \(L\) field of the instruction is 1 , and the page size of the entry matches the page size specified in (RB) \({ }_{44: 51}\).

Only TLB entries on the processor executing the tlbiel instruction are affected.
\(\mathrm{MSR}_{\text {SF }}\) must be 1 when this instruction is executed; otherwise the results are undefined.

This instruction is privileged, and can be executed only in hypervisor state. If it is executed in privileged but non-hypervisor state either a Privileged Instruction type Program interrupt occurs or the results are boundedly undefined.

See Section 5.10, "Page Table Update Synchronization Requirements" on page 454 for a description of other requirements associated with the use of this instruction.

\section*{Special Registers Altered:}

\section*{None}

\section*{Programming Note}

The primary use of this instruction by hypervisor state code is to invalidate TLB entries prior to reassigning a processor to a new logical partition.
tlbiel may be executed on a given processor even if the sequence tlbie - eieio - tlbsync - ptesync is concurrently being executed on another processor.

See also the Programming Note with the description of the tlbie instruction.

TLB Invalidate AII
X-form
tlbia
\begin{tabular}{|c|c|c|c|c|c|}
\hline 31 & \multicolumn{1}{|l|}{} & \multicolumn{1}{|l|}{ III } & I/I & & 370 \\
\hline 0 & & 6 & 11 & 16 & 21 \\
\hline
\end{tabular}
all TLB entries \(\leftarrow\) invalid
All TLB entries are made invalid on the processor executing the tlbia instruction.

This instruction is privileged, and can be executed only in hypervisor state. If it is executed in privileged but non-hypervisor state either a Privileged instruction type Program interrupt occurs or the results are boundedly undefined.

This instruction is optional, and need not be implemented.

\section*{Special Registers Altered:}

None

Programming Note
\(\boldsymbol{t l b i a}\) does not affect TLBs on other processors.

TLB Synchronize
X-form
tlbsync
\begin{tabular}{|r|l|l|l|ll|r|}
\hline \multicolumn{1}{|c|}{31} & \multicolumn{1}{c|}{\(/ / /\)} & \multicolumn{1}{|c|}{\(/ / /\)} & \multicolumn{1}{c|}{\(/ / /\)} & & 566 & \(/\) \\
0 & & 6 & & 11 & 16 & 21 \\
\hline
\end{tabular}

The tlbsync instruction provides an ordering function for the effects of all tlbie instructions executed by the processor executing the tlbsync instruction, with respect to the memory barrier created by a subsequent ptesync instruction executed by the same processor. Executing a tlbsync instruction ensures that all of the following will occur.
- All TLB invalidations caused by tlbie instructions preceding the tlbsync instruction will have completed on any other processor before any data accesses caused by instructions following the ptesync instruction are performed with respect to that processor.
- All storage accesses by other processors for which the address was translated using the translations being invalidated, and all Reference and Change bit updates associated with address translations that were performed by other processors using the translations being invalidated, will have been performed with respect to the processor executing the ptesync instruction, to the extent required by the associated Memory Coherence Required attributes, before the ptesync instruction's memory barrier is created.

The operation performed by this instruction is ordered by the eieio (or sync or ptesync) instruction with respect to preceding tlbie instructions executed by the processor executing the tlbsync instruction. The operations caused by tlbie and tlbsync are ordered by eieio as a fourth set of operations, which is independent of the other three sets that eieio orders.

The tlbsync instruction may complete before operations caused by tlbie instructions preceding the tlbsync instruction have been performed.

This instruction is privileged and can be executed only in hypervisor state. If it is executed in privileged but non-hypervisor state either a Privileged Instruction type Program interrupt occurs or the results are boundedly undefined.

See Section 5.10 for a description of other requirements associated with the use of this instruction.

\section*{Special Registers Altered:}

None

\section*{Programming Note}
tlbsync should not be used to synchronize the completion of tlbiel.

\subsection*{5.10 Page Table Update Synchronization Requirements}

This section describes rules that software must follow when updating the Page Table, and includes suggested sequences of operations for some representative cases.

In the sequences of operations shown in the following subsections, any alteration of a Page Table Entry (PTE) that corresponds to a single line in the sequence is assumed to be done using a Store instruction for which the access is atomic. Appropriate modifications must be made to these sequences if this assumption is not satisfied (e.g., if a store doubleword operation is done using two Store Word instructions).
Stores are not performed out-of-order, as described in Section 5.5, "Performing Operations Out-of-Order" on page 420. Moreover, address translations associated with instructions preceding the corresponding Store instructions are not performed again after the stores have been performed. (These address translations must have been performed before the store was determined to be required by the sequential execution model, because they might have caused an exception.) As a result, an update to a PTE need not be preceded by a context synchronizing operation.
All of the sequences require a context synchronizing operation after the sequence if the new contents of the PTE are to be used for address translations associated with subsequent instructions.
As noted in the description of the Synchronize instruction in Section 3.3.3 of Book II, address translation associated with instructions which occur in program order subsequent to the Synchronize (and this includes the ptesync variant) may actually be performed prior to the completion of the Synchronize. To ensure that these instructions and data which may have been speculatively fetched are discarded, a context synchronizing operation is required.

\section*{Programming Note}

In many cases this context synchronization will occur naturally; for example, if the sequence is executed within an interrupt handler the rfid or hrfid instruction that returns from the interrupt handler may provide the required context synchronization.

Page Table Entries must not be changed in a manner that causes an implicit branch.

\subsection*{5.10.1 Page Table Updates}

TLBs are non-coherent caches of the HTAB. TLB entries must be invalidated explicitly with one of the TLB Invalidate instructions.

Unsynchronized lookups in the HTAB continue even while it is being modified. Any processor, including a processor on which software is modifying the HTAB, may look in the HTAB at any time in an attempt to translate a virtual address. When modifying a PTE, software must ensure that the PTE's Valid bit is 0 if the PTE is inconsistent (e.g., if the RPN field is not correct for the current AVPN field).
Updates of Reference and Change bits by the processor are not synchronized with the accesses that cause the updates. When modifying doubleword 1 of a PTE, software must take care to avoid overwriting a processor update of these bits and to avoid having the value written by a Store instruction overwritten by a processor update.
Before permitting one or more tlbie instructions to be executed on a given processor in a given partition software must ensure that no other processor will execute a "conflicting instruction" until after the following sequence of instructions has been executed on the given processor.
```

the tlbie instruction(s)
eieio
tlbsync
ptesync

```

The "conflicting instructions" in this case are the following.
- a tlbie or tlbsync instruction, if executed on another processor in the given partition
■ an \(\boldsymbol{m} \boldsymbol{t s p r}\) instruction that modifies the LPIDR, if the modification has either of the following properties.
- The old LPID value (i.e., the contents of the LPIDR just before the mtspr instruction is executed) is the value that identifies the given partition
- The new LPID value (i.e., the value specified by the mtspr instruction) is the value that identifies the given partition
Other instructions (excluding mtspr instructions that modify the LPIDR as described above, and excluding tlbie instructions except as shown) may be interleaved with the instruction sequence shown above, but the instructions in the sequence must appear in the order shown. On uniprocessor systems, the eieio and tlbsync instructions can be omitted. Other instructions may be interleaved with this sequence of instructions, but these instructions must appear in the order shown.

\section*{Programming Note}

The eieio instruction prevents the reordering of tlbie instructions previously executed by the processor with respect to the subsequent tlbsync instruction. The tlbsync instruction and the subsequent ptesync instruction together ensure that all storage accesses for which the address was translated using the translations being invalidated, and all Reference and Change bit updates associated with address translations that were performed using the translations being invalidated, will be performed with respect to any processor or mechanism, to the extent required by the associated Memory Coherence Required attributes, before any data accesses caused by instructions following the ptesync instruction are performed with respect to that processor or mechanism.

The requirements specified above for tlbie instructions apply also to tlbsync instructions, except that the "sequence of instructions" consists solely of the t/bsync instruction(s) followed by a ptesync instruction.

Before permitting an mtspr instruction that modifies the LPIDR to be executed on a given processor, software must ensure that no other processor will execute a "conflicting instruction" until after the mtspr instruction followed by a context synchronizing instruction have been executed on the given processor (a context synchronizing event can be used instead of the context synchronizing instruction; see Chapter 10).
The "conflicting instructions" in this case are the following.
- a tlbie or tlbsync instruction, if executed on a processor in either of the following partitions
- the partition identified by the old LPID value
- the partition identified by the new LPID value

\section*{Programming Note}

The restrictions specified above regarding modifying the LPIDR apply even on uniprocessor systems, and even if the new LPID value is equal to the old LPID value.

Similarly, when a tlbsync instruction has been executed by a processor in a given partition, a ptesync instruction must be executed by that processor before a tlbie or tlbsync instruction is executed by another processor in that partition.

The sequences of operations shown in the following subsections assume a multiprocessor environment. In a uniprocessor environment the tlbsync must be omitted, and the eieio that separates the tlbie from the tlbsync can be omitted. In a multiprocessor environment, when tlbiel is used instead of tlbie in a Page Table update, the synchronization requirements are the same as when tlbie is used in a uniprocessor environment.

\section*{Programming Note}

For all of the sequences shown in the following subsections, if it is necessary to communicate completion of the sequence to software running on another processor, the ptesync instruction at the end of the sequence should be followed by a Store instruction that stores a chosen value to some chosen storage location X. The memory barrier created by the ptesync instruction ensures that if a Load instruction executed by another processor returns the chosen value from location X, the sequence's stores to the Page Table have been performed with respect to that other processor. The Load instruction that returns the chosen value should be followed by a context synchronizing instruction in order to ensure that all instructions following the context synchronizing instruction will be fetched and executed using the values stored by the sequence (or values stored subsequently). (These instructions may have been fetched or executed out-of-order using the old contents of the PTE.)
This Note assumes that the Page Table and location X are in storage that is Memory Coherence Required.

\subsection*{5.10.1.1 Adding a Page Table Entry}

This is the simplest Page Table case. The Valid bit of the old entry is assumed to be 0 . The following sequence can be used to create a PTE, maintain a consistent state, and ensure that a subsequent reference to the virtual address translated by the new entry will use the correct real address and associated attributes
```

PTE ARPN,LP,AC,R,C,WIMG,N,PP}\leftarrow new value
eieio /* order 1st update before 2nd */
PTE
ptesync /* Order updates before next
Page Table search and before
next data access. */

```

\subsection*{5.10.1.2 Modifying a Page Table Entry}

\section*{General Case}

If a valid entry is to be modified and the translation instantiated by the entry being modified is to be invalidated, the following sequence can be used to modify the PTE, maintain a consistent state, ensure that the translation instantiated by the old entry is no longer available, and ensure that a subsequent reference to the virtual address translated by the new entry will use the correct real address and associated attributes. (The sequence is equivalent to deleting the PTE and then adding a new one; see Sections 5.10.1.1 and 5.10.1.3.)
```

PTE
ptesync /* order update before tlbie and
before next Page Table search */
tlbie(old_B,old_VA 14:77-p,old_L,old_LP,old_AP)
/*invalidate old translation*/
eieio /* order tlbie before tlbsync */
tlbsync /* order tlbie before ptesync */
ptesync /* order tlbie, tlbsync and 1st
update before 2nd update */
PTE ARPN,LP,AC,R,C,WIMG,N,PP}\leftarrow new values
eieio /* order 2nd update before 3rd */
PTE B,AVPN,SW,L,H,V}\leftarrow new values (V=1
ptesync /* order 2nd and 3rd updates before
next Page Table search and
before next data access */

```

\section*{Resetting the Reference Bit}

If the only change being made to a valid entry is to set the Reference bit to 0 , a simpler sequence suffices because the Reference bit need not be maintained exactly.
```

oldR \leftarrow PTE R /* get old R */
if oldR = 1 then
PTERR < /* store byte (R=0, other bits
tlbie(B,VA 14:77-p,L,LP,AP) /* invalidate entry */
eieio /* order tlbie before tlbsync */
tlbsync /* order tlbie before ptesync */
ptesync /* order tlbie, tlbsync, and update
before next Page Table search
and before next data access */

```

\section*{Modifying the SW field}

If the only change being made to a valid entry is to modify the SW field, the following sequence suffices, because the SW field is not used by the processor and doubleword 0 of the PTE is not modified by the processor.
```

loop: ldarx r1 \leftarrow PTE_dwd_0 /* load dwd 0 of PTE */
r157:60}\leftarrow\mathrm{ new SW value /* replace SW, in r1 */
stdcx. PTE_dwd_0 \leftarrow r1 /* store dwd 0 of PTE
if still reserved (new SW value, other
fields unchanged) */
bne- loop /* loop if lost reservation */

```

A lwarx/stwcx. pair (specifying the low-order word of doubleword 0 of the PTE) can be used instead of the Idarx/stdcx. pair shown above.

\section*{Modifying the Virtual Address}

If the virtual address translated by a valid PTE is to be modified and the new virtual address hashes to the same two PTEGs as does the old virtual address, the following sequence can be used to modify the PTE, maintain a consistent state, ensure that the translation instantiated by the old entry is no longer available, and ensure that a subsequent reference to the virtual address translated by the new entry will use the correct real address and associated attributes.
```

PTEAVPN,SW,L,H,V}\leftarrow new values (V=1
ptesync /* order update before tlbie and
before next Page Table search
tlbie(old_B,old_VA14:77-p,old_L,old_LP,old_AP)
/*invalidate old translation*/
eieio /* order tlbie before tlbsync */
tlbsync /* order tlbie before ptesync */
ptesync /* order tlbie, tlbsync, and update *

```

\subsection*{5.10.1.3 Deleting a Page Table Entry}

The following sequence can be used to ensure that the translation instantiated by an existing entry is no longer available.
```

PTE
ptesync /* order update before tlbie and
before next Page Table search */
tlbie(old_B,old_VA 14:77-p,old_L,old_LP,old_AP)
/*invalidate old translation*/
eieio /* order tlbie before tlbsync */
tlbsync /* order tlbie before ptesync */
ptesync /* order tlbie, tlbsync, and update * */

```

\section*{Chapter 6. Interrupts}
6.1 Overview ..... 459
6.2 Interrupt Registers ..... 459
6.2.1 Machine Status Save/Restore Regis
ters ..... 459
6.2.2 Hypervisor Machine Status Save/ Restore Registers ..... 460
6.2.3 Data Address Register ..... 460
6.2.4 Hypervisor Data Address Register ..... 460
6.2.5 Data Storage Interrupt Status Register ..... 460
6.2.6 Hypervisor Data Storage Interrupt Status Register ..... 460
6.3 Interrupt Synchronization ..... 462
6.4 Interrupt Classes ..... 462
6.4.1 Precise Interrupt ..... 462
6.4.2 Imprecise Interrupt ..... 462
6.4.3 Interrupt Processing ..... 463
6.4.4 Implicit alteration of HSRRO and HSRR1 ..... 465
6.5 Interrupt Definitions ..... 466
6.5.1 System Reset Interrupt ..... 466
6.5.2 Machine Check Interrupt ..... 467
6.5.3 Data Storage Interrupt ..... 467
6.5.4 Data Segment Interrupt ..... 468
6.5.5 Instruction Storage Interrupt ..... 469
6.5.6 Instruction Segment Interrupt. ..... 469
6.5.7 External Interrupt ..... 470
6.5.8 Alignment Interrupt ..... 470

\subsection*{6.1 Overview}

The Power ISA provides an interrupt mechanism to allow the processor to change state as a result of external signals, errors, or unusual conditions arising in the execution of instructions.

System Reset and Machine Check interrupts are not ordered. All other interrupts are ordered such that only one interrupt is reported, and when it is processed (taken) no program state is lost. Since Save/Restore Registers SRR0 and SRR1 are serially reusable
6.5.9 Program Interrupt ..... 471
6.5.10 Floating-Point Unavailable Interrupt ..... 472
6.5.11 Decrementer Interrupt ..... 472
6.5.12 Hypervisor Decrementer Interrupt ..... 473
6.5.13 System Call Interrupt ..... 473
6.5.14 Trace Interrupt [Category: Trace] ..... 473
6.5.15 Hypervisor Data Storage Inter-rupt . . . . . . . . . . . . . . . . . . . . . . . . . 473
6.5.16 Hypervisor Instruction StorageInterrupt475
6.5.17 Hypervisor Data Segment Inter- rupt ..... 475
6.5.18 Hypervisor Instruction Segment Interrupt ..... 475
6.5.19 Performance Monitor Interrupt [Category: Server.Performance Monitor] ..... 476
6.5.20 Vector Unavailable Interrupt [Cate- gory: Vector] ..... 476
6.6 Partially Executed Instructions ..... 477
6.7 Exception Ordering ..... 478
6.7.1 Unordered Exceptions ..... 478
6.7.2 Ordered Exceptions ..... 478
6.8 Interrupt Priorities ..... 479
(SRR0 and SRR1). Section 6.5 describes which registers are altered by each interrupt.


Figure 31. Save/Restore Registers
SRR1 bits may be treated as reserved in a given implementation if they correspond to MSR bits that are reserved or are treated as reserved in that implementation or, for SRR1 bits in the range 33:36 and 42:47, they are specified as being set either to 0 or to an undefined value for all interrupts that set SRR1 (including imple-mentation-dependent setting, e.g. by the Machine Check interrupt or by implementation-specific interrupts).

\subsection*{6.2.2 Hypervisor Machine Status Save/Restore Registers}

When various interrupts occur, the state of the machine is saved in the Hypervisor Machine Status Save/ Restore registers (HSRRO and HSRR1). Section 6.5 describes which registers are altered by each interrupt.


Figure 32. Hypervisor Save/Restore Registers
HSRR1 bits may be treated as reserved in a given implementation if they correspond to MSR bits that are reserved or are treated as reserved in that implementation or, for HSRR1 bits in the range 33:36 and 42:47, they are specified as being set either to 0 or to an undefined value for all interrupts that set HSRR1 (including implementation-dependent setting, e.g. by implementa-tion-specific interrupts).

The HSRR0 and HSRR1 are hypervisor resources; see Chapter 2.

\section*{Programming Note}

Execution of some instructions, and fetching instructions when \(\mathrm{MSR}_{\mathrm{IR}}=1\), may have the side effect of modifying HSRR0 and HSRR1; see Section 6.4.4.

\subsection*{6.2.3 Data Address Register}

The Data Address Register (DAR) is a 64-bit register that is set by the Machine Check, Data Storage, Data

Segment, and Alignment interrupts; see Sections 6.5.2, 6.5.3, 6.5.4, and 6.5.8. In general, when one of these interrupts occurs the DAR is set to an effective address associated with the storage access that caused the interrupt, with the high-order 32 bits of the DAR set to 0 if the interrupt occurs in 32-bit mode.


Figure 33. Data Address Register

\subsection*{6.2.4 Hypervisor Data Address Register}

The Hypervisor Data Address Register (HDAR) is a 64bit register that is set by the Hypervisor Data Storage and Hypervisor Data Segment interrupts; see Section 6.5.15 and Section 6.5.17. In general, when one of these interrupts occurs the HDAR is set to an effective address associated with the storage access that caused the interrupt, with the high-order 32 bits of the HDAR set to 0 if the interrupt occurs in 32 -bit mode.
\begin{tabular}{|cc|}
\hline 0 & HDAR \\
\hline 0
\end{tabular}

Figure 34. Hypervisor Data Address Register

\subsection*{6.2.5 Data Storage Interrupt Status Register}

The Data Storage Interrupt Status Register (DSISR) is a 32-bit register that is set by the Machine Check, Data Storage, Data Segment, and Alignment interrupts; see Sections 6.5.2, 6.5.3, 6.5.4, and 6.5.8. In general, when one of these interrupts occurs the DSISR is set to indicate the cause of the interrupt.


Figure 35. Data Storage Interrupt Status Register
DSISR bits may be treated as reserved in a given implementation if they are specified as being set either to 0 or to an undefined value for all interrupts that set the DSISR (including implementation-dependent setting, e.g. by the Machine Check interrupt or by imple-mentation-specific interrupts).

\subsection*{6.2.6 Hypervisor Data Storage Interrupt Status Register}

The Hypervisor Data Storage Interrupt Status Register (HDSISR) is a 32-bit register that is set by the Hypervisor Data Storage interrupt. In general, when one of
these interrupts occurs the HDSISR is set to indicate the cause of the interrupt.
\begin{tabular}{|l|}
\hline HDSISR \\
32
\end{tabular}
Figure 36. Hypervisor Data Storage Interrupt Status Register

\subsection*{6.3 Interrupt Synchronization}

When an interrupt occurs, SRR0 or HSRR0 is set to point to an instruction such that all preceding instructions have completed execution, no subsequent instruction has begun execution, and the instruction addressed by SRR0 or HSRR0 may or may not have completed execution, depending on the interrupt type.

With the exception of System Reset and Machine Check interrupts, all interrupts are context synchronizing as defined in Section 1.5.1. System Reset and Machine Check interrupts are context synchronizing if they are recoverable (i.e., if bit 62 of SRR1 is set to 1 by the interrupt). If a System Reset or Machine Check interrupt is not recoverable (i.e., if bit 62 of SRR1 is set to 0 by the interrupt), it acts like a context synchronizing operation with respect to subsequent instructions. That is, a non-recoverable System Reset or Machine Check interrupt need not satisfy items 1 through 3 of Section 1.5.1, but does satisfy items 4 and 5 .

\subsection*{6.4 Interrupt Classes}

Interrupts are classified by whether they are directly caused by the execution of an instruction or are caused by some other system exception. Those that are "sys-tem-caused" are:
- System Reset
- Machine Check
- External
- Decrementer
- Hypervisor Decrementer

External, Decrementer, and Hypervisor Decrementer interrupts are maskable interrupts. Therefore, software may delay the generation of these interrupts. System Reset and Machine Check interrupts are not maskable.
"Instruction-caused" interrupts are further divided into two classes, precise and imprecise.

\subsection*{6.4.1 Precise Interrupt}

Except for the Imprecise Mode Floating-Point Enabled Exception type Program interrupt, all instructioncaused interrupts are precise.
When the fetching or execution of an instruction causes a precise interrupt, the following conditions exist at the interrupt point.
1. SRR0 addresses either the instruction causing the exception or the immediately following instruction. Which instruction is addressed can be determined from the interrupt type and status bits.
2. An interrupt is generated such that all instructions preceding the instruction causing the exception appear to have completed with respect to the executing processor.
3. The instruction causing the exception may appear not to have begun execution (except for causing the exception), may have been partially executed, or may have completed, depending on the interrupt type.
4. Architecturally, no subsequent instruction has begun execution.

\subsection*{6.4.2 Imprecise Interrupt}

This architecture defines one imprecise interrupt, the Imprecise Mode Floating-Point Enabled Exception type Program interrupt.

When an Imprecise Mode Floating-Point Enabled Exception type Program interrupt occurs, the following conditions exist at the interrupt point.
1. SRRO addresses either the instruction causing the exception or some instruction following that instruction; see Section 6.5.9, "Program Interrupt" on page 471.
2. An interrupt is generated such that all instructions preceding the instruction addressed by SRR0 appear to have completed with respect to the executing processor.
3. The instruction addressed by SRR0 may appear not to have begun execution (except, in some cases, for causing the interrupt to occur), may have been partially executed, or may have completed; see Section 6.5.9.
4. No instruction following the instruction addressed by SRR0 appears to have begun execution.

All Floating-Point Enabled Exception type Program interrupts are maskable using the MSR bits FEO and FE1. Although these interrupts are maskable, they differ significantly from the other maskable interrupts in that the masking of these interrupts is usually controlled by the application program, whereas the masking of all other maskable interrupts is controlled by either the operating system or the hypervisor.

\subsection*{6.4.3 Interrupt Processing}

Associated with each kind of interrupt is an interrupt vector, which contains the initial sequence of instructions that is executed when the corresponding interrupt occurs.

Interrupt processing consists of saving a small part of the processor's state in certain registers, identifying the cause of the interrupt in other registers, and continuing execution at the corresponding interrupt vector location. When an exception exists that will cause an interrupt to be generated and it has been determined that the interrupt will occur, the following actions are performed. The handling of Machine Check interrupts (see Section 6.5.2) differs from the description given below in several respects.
1. SRRO or HSRRO is loaded with an instruction address that depends on the type of interrupt; see the specific interrupt description for details.
2. Bits \(33: 36\) and \(42: 47\) of SRR1 or HSRR1 are loaded with information specific to the interrupt type.
3. Bits \(0: 32,37: 41\), and \(48: 63\) of SRR1 or HSRR1 are loaded with a copy of the corresponding bits of the MSR.
4. The MSR is set as shown in Figure 37 on page 466. In particular, MSR bits IR and DR are set to 0 , disabling relocation, and MSR bit SF is set to 1 , selecting 64 -bit mode. The new values take effect beginning with the first instruction executed following the interrupt.
5. Instruction fetch and execution resumes, using the new MSR value, at the effective address specific to the interrupt type. These effective addresses are shown in Figure 38 on page 466.

Interrupts do not clear reservations obtained with Iwarx or Idarx.

\section*{Programming Note}

In general, when an interrupt occurs, the following instructions should be executed by the operating system before dispatching a "new" program.
■ stwcx. or stdcx., to clear the reservation if one is outstanding, to ensure that a Iwarx or Idarx in the interrupted program is not paired with a stwcx. or stdcx. in the "new" program.
■ sync, to ensure that all storage accesses caused by the interrupted program will be performed with respect to another processor before the program is resumed on that other processor.

■ isync or rfid, to ensure that the instructions in the "new" program execute in the "new" context.

\section*{Programming Note}

For instruction-caused interrupts, in some cases it may be desirable for the operating system to emulate the instruction that caused the interrupt, while in other cases it may be desirable for the operating system not to emulate the instruction. The following list, while not complete, illustrates criteria by which decisions regarding emulation should be made. The list applies to general execution environments; it does not necessarily apply to special environments such as program debugging, processor bring-up, etc.

In general, the instruction should be emulated if:
- The interrupt is caused by a condition for which the instruction description (including related material such as the introduction to the section describing the instruction) implies that the instruction works correctly. Example: Alignment interrupt caused by Imw for which the storage operand is not aligned, or by dcbz for which the storage operand is in storage that is Write Through Required or Caching Inhibited.
- The instruction is an illegal instruction that should appear, to the program executing it, as if it were supported by the implementation. Example: Illegal Instruction type Program interrupt caused by an instruction that has been phased out of the architecture but is still used by some programs that the operating system supports, or by an instruction that is in
a category that the implementation does not support but is used by some programs that the operating system supports.

In general, the instruction should not be emulated if:
- The purpose of the instruction is to cause an interrupt. Example: System Call interrupt caused by sc.
- The interrupt is caused by a condition that is stated, in the instruction description, potentially to cause the interrupt. Example: Alignment interrupt caused by Iwarx for which the storage operand is not aligned.
- The program is attempting to perform a function that it should not be permitted to perform. Example: Data Storage interrupt caused by Iwz for which the storage operand is in storage that the program should not be permitted to access. (If the function is one that the program should be permitted to perform, the conditions that caused the interrupt should be corrected and the program re-dispatched such that the instruction will be re-executed. Example: Data Storage interrupt caused by Iwz for which the storage operand is in storage that the program should be permitted to access but for which there currently is no PTE that satisfies the Page Table search.)

\section*{Programming Note}

If a program modifies an instruction that it or another program will subsequently execute and the execution of the instruction causes an interrupt, the state of storage and the content of some processor registers may appear to be inconsistent to the interrupt handler program. For example, this could be the result of one program executing an instruction that causes an Illegal Instruction type Program interrupt just before another instance of the same program stores an Add Immediate instruction in that storage location. To the interrupt handler code, it would appear that a processor generated the Program interrupt as the result of executing a valid instruction.

\section*{Programming Note}

In order to handle Machine Check and System Reset interrupts correctly, the operating system should manage \(\mathrm{MSR}_{\mathrm{RI}}\) as follows.
- In the Machine Check and System Reset interrupt handlers, interpret SRR1 bit 62 (where \(\mathrm{MSR}_{\mathrm{RI}}\) is placed) as:
- 0 : interrupt is not recoverable
- 1 : interrupt is recoverable
- In each interrupt handler, when enough state has been saved that a Machine Check or System Reset interrupt can be recovered from, set \(\mathrm{MSR}_{\mathrm{RI}}\) to 1 .
- In each interrupt handler, do the following (in order) just before returning.
1. Set MSR \({ }_{\text {RI }}\) to 0 .
2. Set SRR0 and SRR1 to the values to be used by rfid. The new value of SRR1 should have bit 62 set to 1 (which will happen naturally if SRR1 is restored to the value saved there by the interrupt, because the interrupt handler will not be executing this sequence unless the interrupt is recoverable).
3. Execute rfid.

For interrupts that set the SRRs other than Machine Check or System Reset, \(\mathrm{MSR}_{\mathrm{RI}}\) can be managed similarly when these interrupts occur within interrupt handlers for other interrupts that set the SRRs.

This Note does not apply to interrupts that set the HSRRs because these interrupts put the processor into hypervisor state, and either do not occur or can be prevented from occurring within interrupt handlers for other interrupts that set the HSRRs.

\subsection*{6.4.4 Implicit alteration of HSRR0 and HSRR1}

Executing some of the more complex instructions may have the side effect of altering the contents of HSRR0 and HSRR1. The instructions listed below are guaranteed not to have this side effect. Any omission of instruction suffixes is significant; e.g., add is listed but add. is excluded.

\section*{1. Branch instructions}
\(b[\Omega[a], b c[I[a], b c / r[I], b c c t r[/]\)
2. Fixed-Point Load and Store Instructions

Ibz, Ibzx, Ihz, Ihzx, Iwz, Iwzx, Id<64>, Idx<64>, stb, stbx, sth, sthx, stw, stwx, std<64>, stdx<64>

Execution of these instructions is guaranteed not to have the side effect of altering HSRRO and HSRR1 only if the storage operand is aligned and \(M S R_{D R}=0\).
3. Arithmetic instructions
addi, addis, add, subf, neg
4. Compare instructions
cmpi, cmp, cmpli, cmpl
5. Logical and Extend Sign instructions
ori, oris, xori, xoris, and, or, xor, nand, nor, eqv, andc, orc, extsb, extsh, extsw
6. Rotate and Shift instructions
rldicl<64>, rldicr<64>, rldic<64>, rlwinm, rldcl<64>, rldcr<64>, rlwnm, rldimi<64>, rlwimi, sld<64>, slw, srd<64>, srw
7. Other instructions

\section*{isync}
rfid, hrfid
mtspr, mfspr, mtmsrd, mfmsr

\section*{Programming Note}

Instructions excluded from the list include the following.
- instructions that set or use XER \(_{\text {CA }}\)
- instructions that set XER \(_{\mathrm{OV}}\) or XER \(_{\text {SO }}\)
- andi., andis., and fixed-point instructions with Rc=1 (Fixed-point instructions with Rc=1 can be replaced by the corresponding instruction with \(\mathrm{Rc}=0\) followed by a Compare instruction.)
■ all floating-point instructions
- mftb

These instructions, and the other excluded instructions, may be implemented with the assistance of implementation-specific interrupts that modify HSRR0 and HSRR1. The included instructions are guaranteed not to be implemented thus. (The included instructions are sufficiently simple as to be unlikely to need such assistance. Moreover, they are likely to be needed in interrupt handlers before HSRR0 and HSRR1 have been saved or after HSRR0 and HSRR1 have been restored.)

Similarly, fetching instructions may have the side effect of altering the contents of HSRR0 and HSRR1 unless \(\mathrm{MSR}_{\mathrm{IR}}=0\).

\subsection*{6.5 Interrupt Definitions}

Figure 37 shows all the types of interrupts and the values assigned to the MSR for each. Figure 38 shows the effective address of the interrupt vector for each interrupt type. (Section 5.7.4 on page 426 summarizes all architecturally defined uses of effective addresses, including those implied by Figure 38.)


Figure 37. MSR setting due to interrupt
\begin{tabular}{|c|c|}
\hline Effective Address \({ }^{1}\) & Interrupt Type \\
\hline 00..0000_0100 & System Reset \\
\hline 00..0000_0200 & Machine Check \\
\hline 00..0000_0300 & Data Storage \\
\hline 00..0000_0380 & Data Segment \\
\hline 00..0000_0400 & Instruction Storage \\
\hline 00..0000_0480 & Instruction Segment \\
\hline 00..0000_0500 & External \\
\hline 00..0000_0600 & Alignment \\
\hline 00..0000_0700 & Program \\
\hline 00..0000_0800 & Floating-Point Unavailable \\
\hline 00..0000_0900 & Decrementer \\
\hline 00..0000_0980 & Hypervisor Decrementer \\
\hline 00..0000_0A00 & Reserved \\
\hline 00..0000_0B00 & Reserved \\
\hline 00..0000_0C00 & System Call \\
\hline 00..0000_0D00 & Trace \\
\hline 00..0000_0E00 & Hypervisor Data Storage \\
\hline 00..0000_0E10 & Hypervisor Instruction Storage \\
\hline 00..0000_0E20 & Hypervisor Data Segment \\
\hline 00..0000_0E30 & Hypervisor Instruction Segment \\
\hline 00..0000_0E40 & Reserved \\
\hline 00..0000_0EFF & Reserved \\
\hline 00..0000_0F00 & Performance Monitor \\
\hline 00..0000_0F10 & Reserved \\
\hline 00..0000_0F20 & Vector Unavailable \({ }^{3}\) \\
\hline 00..0000_0F30 & Reserved \\
\hline 00.00000_0FFF & Re. \\
\hline \multicolumn{2}{|l|}{\begin{tabular}{l}
The values in the Effective Address column are interpreted as follows. \\
■ 00...0000_nnnn means 0x0000_0000_0000_nnnn
\end{tabular}} \\
\hline \multicolumn{2}{|l|}{2 Effective addresses 0x0000_0000_0000_0000 through 0x0000_0000_0000_00FF are used by software and will not be assigned as interrupt vectors.} \\
\hline 3 Category: Vector. & \\
\hline
\end{tabular}

Figure 38. Effective address of interrupt vector by interrupt type

\section*{Programming Note}

When address translation is disabled, use of any of the effective addresses that are shown as reserved in Figure 38 risks incompatibility with future implementations.

\subsection*{6.5.1 System Reset Interrupt}

If a System Reset exception causes an interrupt that is not context synchronizing or causes the loss of a

Machine Check exception or an External exception, or if the state of the processor has been corrupted, the interrupt is not recoverable.

The following registers are set:
SRRO Set to the effective address of the instruction that the processor would have attempted to execute next if no interrupt conditions were present.

\section*{SRR1}

33:36 Set to 0 .
42:44 Set to an implementation-dependent value.
45:47 Set to 0 .
62 Loaded from bit 62 of the MSR if the processor is in a recoverable state; otherwise set to 0 .
Others Loaded from the MSR.
MSR See Figure 37 on page 466.
Execution resumes at effective address 0x0000_0000_0000_0100.
Each implementation provides an implementationdependent means for software to distinguish power-on Reset from other types of System Reset.

\subsection*{6.5.2 Machine Check Interrupt}

The causes of Machine Check interrupts are implemen-tation-dependent. For example, a Machine Check interrupt may be caused by a reference to a storage location that contains an uncorrectable error or does not exist (see Section 5.6), or by an error in the storage subsystem.

Machine Check interrupts are enabled when \(M S R_{M E}=1\). If \(M S R_{M E}=0\) and a Machine Check occurs, the processor enters the Checkstop state. The Checkstop state may also be entered if an access is attempted to a storage location that does not exist (see Section 5.6).

\section*{Disabled Machine Check (Checkstop State)}

When a processor is in Checkstop state, instruction processing is suspended and generally cannot be restarted without resetting the processor. Some implementations may preserve some or all of the internal state of the processor when entering Checkstop state, so that the state can be analyzed as an aid in problem determination.

\section*{Enabled Machine Check}

If a Machine Check exception causes an interrupt that is not context synchronizing or causes the loss of an External exception, or if the state of the processor has been corrupted, the interrupt is not recoverable.

In some systems, the operating system may attempt to identify and log the cause of the Machine Check.

The following registers are set:

SRR0 Set on a "best effort" basis to the effective address of some instruction that was executing or was about to be executed when the Machine Check exception occurred. The details are implementation-dependent.

\section*{SRR1}

62 Loaded from bit 62 of the MSR if the processor is in a recoverable state; otherwise set to 0 .
Others Set to an implementation-dependent value.
MSR
DSISR Set to an implementation-dependent value.
DAR Set to an implementation-dependent value.
Execution resumes at effective address 0x0000_0000_0000_0200.

\section*{Programming Note}

If a Machine Check interrupt is caused by an error in the storage subsystem, the storage subsystem may return incorrect data, which may be placed into registers. This corruption of register contents may occur even if the interrupt is recoverable.

\subsection*{6.5.3 Data Storage Interrupt}

A Data Storage interrupt occurs when no higher priority exception exists, the value of the expression
\[
\begin{array}{r}
\left(\mathrm{MSR}_{\mathrm{HV} \text { PR }}=0 \mathrm{~b} 10\right) \mid\left(\neg \mathrm{VPM}_{0} \& \neg \mathrm{MSR}_{\mathrm{DR}}\right) \\
\mid\left(\neg \mathrm{VPM}_{1} \& \mathrm{MSR}_{\mathrm{DR}}\right)
\end{array}
\]
is 1 , and a data access cannot be performed for any of the following reasons.
- Data address translation is enabled \(\left(\mathrm{MSR}_{\mathrm{DR}}=1\right)\) and the virtual address of any byte of the storage location specified by a Load, Store, icbi, dcbz, dcbst, dcbf[l], eciwx, or ecowx instruction cannot be translated to a real address.
- The effective address specified by a Iq, stq, Iwarx, Idarx, stwcx., or stdcx. instruction refers to storage that is Write Through Required or Caching Inhibited.
- The access violates storage protection.

I A Data Address Breakpoint match occurs.
- Execution of an eciwx or ecowx instruction is disallowed because \(E A R_{E}=0\).

If a stwcx. or stdcx. would not perform its store in the absence of a Data Storage interrupt, and either (a) the specified effective address refers to storage that is Write Through Required or Caching Inhibited, or (b) a non-conditional Store to the specified effective address would cause a Data Storage interrupt, it is implementa-tion-dependent whether a Data Storage interrupt occurs.

If the contents of the XER specifies a length of zero bytes for a Move Assist instruction, a Data Storage interrupt does not occur for reasons of address translation, or storage protection. If such an instruction causes a Data Storage interrupt for other reasons, the setting of the DSISR and DAR reflects only these other reasons listed in the preceding sentence. (E.g., if such an instruction causes a storage protection violation and a Data Address Breakpoint match, the DSISR and DAR are set as if the storage protection violation did not occur.)

The following registers are set:
SRRO Set to the effective address of the instruction that caused the interrupt.
SRR1
33:36 Set to 0.
42:47 Set to 0 .
Others Loaded from the MSR.
MSR See Figure 37.
DSISR
32 Set to 0.
33 Set to 1 if \(\mathrm{MSR}_{\mathrm{DR}}=1\) and the translation for an attempted access is not found in the primary PTEG or in the secondary PTEG; otherwise set to 0 .
34:35 Set to 0.
36 Set to 1 if the access is not permitted by Figure 24 or 25 , as appropriate; otherwise set to 0 .
37 Set to 1 if the access is due to a Iq, stq, Iwarx, Idarx, stwcx., or stdcx. instruction that addresses storage that is Write Through Required or Caching Inhibited; otherwise set to 0 .
38 Set to 1 for a Store, dcbz, or ecowx instruction; otherwise set to 0 .
39:40 Set to 0.
41 Set to 1 if a Data Address Breakpoint match occurs; otherwise set to 0 .
42 Set to 1 if the access is not permitted by virtual page class key protection; otherwise set to 0 .
43 Set to 1 if execution of an eciwx or ecowx instruction is attempted when \(E A R_{E}=0\); otherwise set to 0 .
44:63 Set to 0.
DAR Set to the effective address of a storage element as described in the following list. The list should be read from the top down; the DAR is set as described by the first item that corresponds to an exception that is reported in the DSISR. For example, if a Load instruction causes a storage protection violation and a Data Address Breakpoint match (and both are reported in the DSISR), the DAR is set to the effective address of a byte in the first aligned double-
word for which access was attempted in the page that caused the exception.
- a Data Storage exception occurs for reasons other than a Data Address Breakpoint match or, for eciwx and ecowx, \(\mathrm{EAR}_{\mathrm{E}}=0\)
- a byte in the block that caused the exception, for a Cache Management instruction
- a byte in the first aligned doubleword for which access was attempted in the page that caused the exception, for a Load, Store, eciwx, or ecowx instruction ("first" refers to address order; see Section 6.7)
- undefined, for a Data Address Breakpoint match, or if eciwx or ecowx is executed when \(E A R_{E}=0\)
For the cases in which the DAR is specified above to be set to a defined value, if the interrupt occurs in 32 -bit mode the highorder 32 bits of the DAR are set to 0 .

If multiple Data Storage exceptions occur for a given effective address, any one or more of the bits corresponding to these exceptions may be set to 1 in the DSISR.

Execution resumes at effective address 0x0000_0000_0000_0300.

\subsection*{6.5.4 Data Segment Interrupt}

A Data Segment interrupt occurs when no higher priority exception exists and a data access cannot be performed because data address translation is enabled and the effective address of any byte of the storage location specified by a Load, Store, icbi, dcbz, dcbst, dcbf[l] eciwx, or ecowx instruction cannot be translated to a virtual address.
If a stwcx. or stdcx. would not perform its store in the absence of a Data Segment interrupt, and a non-conditional Store to the specified effective address would cause a Data Segment interrupt, it is implementationdependent whether a Data Segment interrupt occurs.

If a Move Assist instruction has a length of zero (in the XER), a Data Segment interrupt does not occur, regardless of the effective address.

The following registers are set:
SRRO Set to the effective address of the instruction that caused the interrupt.
SRR1
33:36 Set to 0 .

42:47 Set to 0.
Others Loaded from the MSR.
MSR See Figure 37.
DSISR Set to an undefined value.
DAR Set to the effective address of a storage element as described in the following list.
- a byte in the block that caused the Data Segment interrupt, for a Cache Management instruction
- a byte in the first aligned doubleword for which access was attempted in the segment that caused the Data Segment interrupt, for a Load, Store, eciwx, or ecowx instruction ("first" refers to address order; see Section 6.7)

If the interrupt occurs in 32 -bit mode, the high-order 32 bits of the DAR are set to 0 .
Execution resumes at effective address 0x0000_0000_0000_0380.

\section*{Programming Note}

A Data Segment interrupt occurs if \(\mathrm{MSR}_{\mathrm{DR}}=1\) and the translation of the effective address of any byte of the specified storage location is not found in the SLB (or in any implementation-specific address translation lookaside information).

\subsection*{6.5.5 Instruction Storage Interrupt}

An Instruction Storage interrupt occurs when no higher priority exception exists, the value of the expression
\[
\begin{aligned}
\left(\mathrm{MSR}_{\mathrm{HV} \mathrm{PR}}=0 \mathrm{~b} 10\right) & \mid\left(\neg \mathrm{VPM}_{0} \& \neg \mathrm{MSR}_{\mathrm{IR}}\right) \\
& \mid\left(\neg \mathrm{VPM}_{1} \& \mathrm{MSR}_{\mathrm{IR}}\right)
\end{aligned}
\]
is 1 , and the next instruction to be executed cannot be fetched for any of the following reasons.
- Instruction address translation is enabled and the virtual address cannot be translated to a real address.
- The fetch access violates storage protection.

The following registers are set:
SRRO Set to the effective address of the instruction that the processor would have attempted to execute next if no interrupt conditions were present (if the interrupt occurs on attempting to fetch a branch target, SRRO is set to the branch target address).

\section*{SRR1}

Set to 1 if \(\mathrm{MSR}_{\mathrm{IR}^{\prime}}=1\) and the translation for an attempted access is not found in the primary PTEG or in the secondary PTEG; otherwise set to 0 .
34
Set to 0 .

35 Set to 1 if the access is to No-execute or Guarded storage; otherwise set to 0 .
36 Set to 1 if the access is not permitted by Figure 24 , or 25 , as appropriate; otherwise set to 0 .

\section*{- Programming Note}

Storage protection violations for the Data Storage Interrupt are reported in \(\mathrm{DSISR}_{36}\) and DSISR \(_{42}\), whereas storage protection violations for the Instruction Storage Interrupt are reported in \(\mathrm{SRR}^{1}{ }_{35}\) and \(\mathrm{SRR}^{1}{ }_{36}\).

42:47 Set to 0 .
Others

\section*{MSR}

See Figure 37
If multiple Instruction Storage exceptions occur due to attempting to fetch a single instruction, any one or more of the bits corresponding to these exceptions may be set to 1 in SRR1.
I
Execution resumes at effective address 0x0000_0000_0000_0400.

\subsection*{6.5.6 Instruction Segment Interrupt}

An Instruction Segment interrupt occurs when no higher priority exception exists and the next instruction to be executed cannot be fetched because instruction address translation is enabled and the effective address cannot be translated to a virtual address.
The following registers are set:
SRRO Set to the effective address of the instruction that the processor would have attempted to execute next if no interrupt conditions were present (if the interrupt occurs on attempting to fetch a branch target, SRRO is set to the branch target address).

\section*{SRR1}

33:36 Set to 0.
42:47 Set to 0 .
Others Loaded from the MSR.
MSR See Figure 37 on page 466.
Execution resumes at effective address 0x0000_0000_0000_0480.

\section*{Programming Note}

An Instruction Segment interrupt occurs if \(\mathrm{MSR}_{\mathrm{IR}^{2}}=1\) and the translation of the effective address of the next instruction to be executed is not found in the SLB (or in any implementation-specific address translation lookaside information).

\subsection*{6.5.7 External Interrupt}

An External interrupt occurs when no higher priority exception exists, an External exception exists, and \(\mathrm{MSR}_{E E}=1\). The occurrence of the interrupt does not cause the exception to cease to exist.
The following registers are set:
SRRO Set to the effective address of the instruction that the processor would have attempted to execute next if no interrupt conditions were present.
\begin{tabular}{ll} 
SRR1 & \\
33:36 & Set to 0. \\
42:47 & Set to 0. \\
Others & Loaded from the MSR. \\
MSR & See Figure 37.
\end{tabular}

Execution resumes at effective address 0x0000_0000_0000_0500.

\subsection*{6.5.8 Alignment Interrupt}

An Alignment interrupt occurs when no higher priority exception exists and a data access cannot be performed for any of the following reasons.
- The operand of a floating-point Load or Store is not word-aligned, or crosses a virtual page boundary.

■ The operand of Iq, stq, Imw, stmw, Iwarx, Idarx, stwcx., stdcx., eciwx, or ecowx is not aligned.
- The operand of a single-register Load or Store is not aligned and the processor is in Little-Endian mode.

■ The instruction is Iq, stq, Imw, stmw, Iswi, Iswx, \(\boldsymbol{s t s w i}\), or stswx, and the operand is in storage that is Write Through Required or Caching Inhibited, or the processor is in Little-Endian mode.
- The operand of a Load or Store crosses a segment boundary, or crosses a boundary between virtual pages that have different storage control attributes.
- The operand of a Load or Store is not aligned and is in storage that is Write Through Required or Caching Inhibited.
■ The operand of dcbz, Iwarx, Idarx, stwcx., or stdcx. is in storage that is Write Through Required or Caching Inhibited.

If a stwcx. or stdcx. would not perform its store in the absence of an Alignment interrupt and the specified effective address refers to storage that is Write Through Required or Caching Inhibited, it is implementationdependent whether an Alignment interrupt occurs.

Setting the DSISR and DAR as described below is optional for implementations on which Alignment interrupts occur rarely, if ever, for cases that the Alignment interrupt handler emulates. For such implementations, if the DSISR and DAR are not set as described below they are set to undefined values.

The following registers are set:
SRR0 Set to the effective address of the instruction that caused the interrupt.

\section*{SRR1}

33:36 Set to 0 .
42:47 Set to 0.
Others Loaded from the MSR.
MSR See Figure 37.
DSISR
32:43 Set to 0.
44:45 Set to bits 30:31 of the instruction if DSform. Set to Ob00 if D-, or X-form.
46 Set to 0.
47:48 Set to bits 29:30 of the instruction if X-form. Set to 0b00 if D- or DS-form.
49 Set to bit 25 of the instruction if X-form. Set to bit 5 of the instruction if D- or DS-form.
50:53 Set to bits 21:24 of the instruction if X-form. Set to bits 1:4 of the instruction if D- or DSform.
54:58 Set to bits 6:10 of the instruction (RT/RS/ FRT/FRS), except undefined for dcbz.
59:63 Set to bits 11:15 of the instruction (RA) for update form instructions; set to either bits 11:15 of the instruction or to any register number not in the range of registers to be loaded for a valid form Imw, a valid form Iswi, or a valid form Iswx for which neither RA nor RB is in the range of registers to be loaded; otherwise undefined.

DAR Set to the effective address computed by the instruction, except that if the interrupt occurs in 32 -bit mode the high-order 32 bits of the DAR are set to 0 .

For an X-form Load or Store, it is acceptable for the processor to set the DSISR to the same value that would have resulted if the corresponding D- or DS-form instruction had caused the interrupt. Similarly, for a Dor DS-form Load or Store, it is acceptable for the processor to set the DSISR to the value that would have resulted for the corresponding X-form instruction. For example, an unaligned Iwax (that crosses a protection boundary) would normally, following the description above, cause the DSISR to be set to binary:

0000000000000000100101 ttttt ?????
where "ttttt" denotes the RT field, and "?????" denotes an undefined 5-bit value. However, it is acceptable if it cause the DSISR to be set as for Iwa, which is

0000000000001000001101 ttttt ?????
If there is no corresponding alternative form instruction (e.g., for Iwaux), the value described above is set in the DSISR.

The instruction pairs that may use the same DSISR value are.
\begin{tabular}{|c|c|c|c|}
\hline Ihz/lhzx & Ihzu/hzux & Iha/lhax & Ihau/haux \\
\hline Iwz/wzx & |wzu/wzux & Iwa/wax & \\
\hline \(\mathrm{ld} / \mathrm{dx}\) & Idu/ldux & & \\
\hline Isth/sthx & sthu/sthux & stw/stwx & stwu/stwux \\
\hline std/stdx & stdu/stdux & & \\
\hline Ifs/lfsx & Ifsulfsux & Ifd/fa & Ifdu/ff \\
\hline stts/ & & & \\
\hline Execution & res & eff & address \\
\hline
\end{tabular}

\section*{Programming Note}

The architecture does not support the use of an unaligned effective address by Iwarx, Idarx, stwcx., stdcx., eciwx, and ecowx. If an Alignment interrupt occurs because one of these instructions specifies an unaligned effective address, the Alignment interrupt handler must not attempt to simulate the instruction, but instead should treat the instruction as a programming error.

\subsection*{6.5.9 Program Interrupt}

A Program interrupt occurs when no higher priority exception exists and one of the following exceptions arises during execution of an instruction:

\section*{Floating-Point Enabled Exception}

A Floating-Point Enabled Exception type Program interrupt is generated when the value of the expression
\[
\left(\mathrm{MSR}_{\mathrm{FE} 0} \mid \mathrm{MSR}_{\mathrm{FE} 1}\right) \& \mathrm{FPSCR}_{\mathrm{FEX}}
\]
is 1. FPSCR FEX is set to 1 by the execution of a floating-point instruction that causes an enabled exception, including the case of a Move To FPSCR instruction that causes an exception bit and the corresponding enable bit both to be 1 .

\section*{Illegal Instruction}

An Illegal Instruction type Program interrupt is generated when execution is attempted of an illegal instruction, or of a reserved instruction or an instruction that is not provided by the implementation.

An Illegal Instruction type Program interrupt may be generated when execution is attempted of any of the following kinds of instruction.
- an instruction that is in invalid form

■ an Iswx instruction for which RA or RB is in the range of registers to be loaded
- an mtspr or mfspr instruction with an SPR field that does not contain one of the defined values

\section*{Privileged Instruction}

The following applies if the instruction is executed when \(M S R_{P R}=1\).

A Privileged Instruction type Program interrupt is generated when execution is attempted of a privileged instruction, or of an mtspr or mfspr instruction with an SPR field that contains one of the defined values having \(\mathrm{spr}_{0}=1\). It may be generated when execution is attempted of an \(\boldsymbol{m t s p r}\) or mfspr instruction with an SPR field that does not contain one of the defined values but has \(\mathrm{spr}_{0}=1\).

The following applies if the instruction is executed when \(\mathrm{MSR}_{\mathrm{HV}} \mathrm{PR}=0 \mathrm{~b} 00\).

A Privileged Instruction type Program interrupt may be generated when execution is attempted of an mtspr instruction with an SPR field that designates a hypervisor resource, or when execution of a tlbie, tlbiel, tlbia, or tlbsync instruction is attempted.

\section*{Programming Note}

These are the only cases in which a Privileged Instruction type Program interrupt can be generated when \(\mathrm{MSR}_{\mathrm{PR}}=0\). They can be distinguished from other causes of Privileged Instruction type Program interrupts by examining \(\mathrm{SRR1}_{49}\) (the bit in which \(M R_{P R}\) was saved by the interrupt).

\section*{Trap}

A Trap type Program interrupt is generated when any of the conditions specified in a Trap instruction is met.

The following registers are set:
SRRO For all Program interrupts except a FloatingPoint Enabled Exception type Program interrupt, set to the effective address of the instruction that caused the corresponding exception.
For a Floating-Point Enabled Exception type Program interrupt, set as described in the following list.
- If \(M S R_{\text {FE0 FE1 }}=0 b 00\), FPSCR \(_{\text {FEX }}=1\), and an instruction is executed that changes \(\mathrm{MSR}_{\text {FE0 FE1 }}\) to a nonzero value,
set to the effective address of the instruction that the processor would have attempted to execute next if no interrupt conditions were present.

\section*{Programming Note}

Recall that all instructions that can alter \(\mathrm{MSR}_{\text {FE0 }} \mathrm{FE} 1\) are context synchronizing, and therefore are not initiated until all preceding instructions have reported all exceptions they will cause.
- If MSR FE0 FE \(=0 \mathrm{~b} 11\), set to the effective address of the instruction that caused the Floating-Point Enabled Exception.
- If \(\mathrm{MSR}_{\text {FE0 FE }}=0 \mathrm{~b} 01\) or \(0 b 10\), set to the effective address of the first instruction that caused a Floating-Point Enabled Exception since the most recent time FPSCR \(_{\text {FEX }}\) was changed from 1 to 0 or of some subsequent instruction.

\section*{Programming Note}

If SRRO is set to the effective address of a subsequent instruction, that instruction will not be beyond the first such instruction at which synchronization of floating-point instructions occurs. (Recall that such synchronization is caused by Floating-Point Status and Control Register instructions, as well as by execution synchronizing instructions and events.)

\section*{SRR1}

Set to 0 .
Set to 0 .
Set to 1 for a Floating-Point Enabled Exception type Program interrupt; otherwise set to 0 .
Set to 1 for an Illegal Instruction type Program interrupt; otherwise set to 0 .
Set to 1 for a Privileged Instruction type Program interrupt; otherwise set to 0 .
46 Set to 1 for a Trap type Program interrupt; otherwise set to 0 .
47 Set to 0 if SRRO contains the address of the instruction causing the exception and there is only one such instruction; otherwise set to 1 .

Programming Note
SRR1 \(_{47}\) can be set to 1 only if the exception is a Floating-Point Enabled Exception and either MSR FE0 FE1 \(=\) Ob01 or 0b10 or MSR FEO FE1 has just been changed from 0b00 to a nonzero value. (SRR1 \({ }_{47}\) is always set to 1 in the last case.)

Others Loaded from the MSR.
Only one of bits 43:46 can be set to 1 .
MSR See Figure 37 on page 466.
Execution resumes at effective address 0x0000_0000_0000_0700.

\subsection*{6.5.10 Floating-Point Unavailable Interrupt}

A Floating-Point Unavailable interrupt occurs when no higher priority exception exists, an attempt is made to execute a floating-point instruction (including floatingpoint loads, stores, and moves), and \(M S R_{F P}=0\).
The following registers are set:
\begin{tabular}{ll} 
SRR0 & \begin{tabular}{l} 
Set to the effective address of the instruc- \\
tion that caused the interrupt.
\end{tabular} \\
& \\
SRR1 & \\
33:36 & Set to 0. \\
42:47 & Set to 0. \\
Others & Loaded from the MSR. \\
MSR & See Figure 37 on page 466.
\end{tabular}

Execution resumes at effective address 0x0000_0000_0000_0800.

\subsection*{6.5.11 Decrementer Interrupt}

A Decrementer interrupt occurs when no higher priority exception exists, a Decrementer exception exists, and \(M_{S R}=1\).

The following registers are set:
SRRO Set to the effective address of the instruction that the processor would have attempted to execute next if no interrupt conditions were present.
\begin{tabular}{ll} 
SRR1 & \\
\(33: 36\) & Set to 0. \\
42:47 & Set to 0. \\
Others & Loaded from the MSR. \\
MSR & See Figure 37 on page 466. \\
\begin{tabular}{lll} 
Execution & resumes at effective address \\
0x0000_0000_0000_0900.
\end{tabular} \\
\end{tabular}
SRR1
    33:36 Set to 0.
    42:47 Set to 0.
    Others Loaded from the MSR.
Execution resumes at effective address
0x0000_0000_0000_0900.

\subsection*{6.5.12 Hypervisor Decrementer Interrupt}

A Hypervisor Decrementer interrupt occurs when no higher priority exception exists, a Hypervisor Decrementer exception exists, and the value of the following expression is 1 .
\[
\left(\mathrm{MSR}_{E E}\left|\neg\left(\mathrm{MSR}_{\mathrm{HV}}\right)\right| \mathrm{MSR}_{\mathrm{PR}}\right) \& \text { HDICE }
\]

The following registers are set:
HSRRO Set to the effective address of the instruction that the processor would have attempted to execute next if no interrupt conditions were present.

HSRR1
33:36 Set to 0.
42:47 Set to 0 .
Others Loaded from the MSR.
MSR See Figure 37 on page 466.
Execution resumes at effective address 0x0000_0000_0000_0980.

\section*{Programming Note}

Because the value of \(\mathrm{MSR}_{E E}\) is always 1 when the processor is in problem state, the simpler expression
\(\left(\right.\) MSR \(_{\text {EE }} \mid \neg\left(\right.\) MSR \(\left.\left._{H V}\right)\right) \&\) HDICE
is equivalent to the expression given above.

\subsection*{6.5.13 System Call Interrupt}

A System Call interrupt occurs when a System Call instruction is executed.

The following registers are set:
SRRO Set to the effective address of the instruction following the System Call instruction.

\section*{SRR1}

33:36 Set to 0.
42:47 Set to 0 .
Others Loaded from the MSR.
MSR See Figure 37 on page 466.
Execution resumes at effective address 0x0000_0000_0000_0C00.

\section*{Programming Note}

An attempt to execute an \(\boldsymbol{s c}\) instruction with LEV=1 in problem state should be treated as a programming error.

\subsection*{6.5.14 Trace Interrupt [Category: Trace]}

A Trace interrupt occurs when no higher priority exception exists and either \(\mathrm{MSR}_{\mathrm{SE}}=1\) and any instruction except rfid or hrfid, is successfully completed, or \(M_{S E}=1\) and a Branch instruction is completed. Successful completion means that the instruction caused no other interrupt. Thus a Trace interrupt never occurs for a System Call instruction, or for a Trap instruction that traps. The instruction that causes a Trace interrupt is called the "traced instruction".

When a Trace interrupt occurs, the following registers are set:

SRRO Set to the effective address of the instruction that the processor would have attempted to execute next if no interrupt conditions were present.

\section*{SRR1}

33:36 and 42:47
Set to an implementation-dependent value.
Others Loaded from the MSR.
MSR See Figure 37 on page 466.
Execution resumes at effective address 0x0000_0000_0000_0D00.

Extensions to the Trace facility are described in Appendix C.

\section*{Programming Note}

The following instructions are not traced.
- rfid
- hrfid
- sc, and Trap instructions that trap
- other instructions that cause interrupts (other than Trace interrupts)
- the first instructions of any interrupt handler
- instructions that are emulated by software

In general, interrupt handlers can achieve the effect of tracing these instructions.

\subsection*{6.5.15 Hypervisor Data Storage Interrupt}

A Hypervisor Data Storage interrupt occurs when the processor is not in hypervisor state, no higher priority exception exists, the value of the expression
\(\left(\mathrm{VPM}_{0} \& \neg \mathrm{MSR}_{\mathrm{DR}}\right) \mid\left(\mathrm{VPM}_{1} \& \mathrm{MSR}_{\mathrm{DR}}\right)\)
is 1 , and a data access cannot be performed for any of the following reasons.
- Data address translation is enabled \(\left(\mathrm{MSR}_{\mathrm{DR}}=1\right)\) and the virtual address of any byte of the storage location specified by a Load, Store, icbi, dcbz,
dcbst, dcbf[I], eciwx, or ecowx instruction cannot be translated to a real address.
- Data address translation is disabled ( \(\mathrm{MSR}_{\mathrm{DR}}=0\) ), \(\mathrm{LPES}_{1}=1\), and the virtual address of any byte of the storage location specified by a Load, Store,
icbi, dcbz, dcbst, dcbf[l], eciwx, or ecowx instruction cannot be translated to a real address by means of the virtual real addressing mechanism.
- The effective address specified by a Iwarx, Idarx, stwcx., or stdcx. instruction refers to storage that is Write Through Required or Caching Inhibited.
- The access violates storage protection.
- A Data Address Compare match or a Data Address Breakpoint match occurs.
- Execution of an eciwx or ecowx instruction is disallowed because \(E A_{R E}=0\).
If a stwcx. or stdcx. would not perform its store in the absence of a Hypervisor Data Storage interrupt, and either (a) the specified effective address refers to storage that is Write Through Required or Caching Inhibited, or (b) a non-conditional Store to the specified effective address would cause a Hypervisor Data Storage interrupt, it is implementation-dependent whether a Hypervisor Data Storage interrupt occurs.
If the contents of the XER specifies a length of zero bytes for a Move Assist instruction, a Hypervisor Data Storage interrupt does not occur for reasons of address translation, or storage protection. If such an instruction causes a Hypervisor Data Storage interrupt for other reasons, the setting of the HDSISR and HDAR reflects only these other reasons listed in the preceding sentence. (E.g., if such an instruction causes a storage protection violation and a Data Address Breakpoint match, the HDSISR and HDAR are set as if the storage protection violation did not occur.)
The following registers are set:
HSRRO Set to the effective address of the instruction that caused the interrupt.
HSRR1
33:36 Set to 0.
42:47 Set to 0 .
Others Loaded from the MSR.
MSR See Figure 37.
HDSISR
32
33
Set to 0 .
Set to 1 if the value of the expression
\(\left(\mathrm{MSR}_{\mathrm{DR}}\right) \mid\left(\left(\neg \mathrm{MSR}_{\mathrm{DR}}\right.\right.\) \& \(\left.\mathrm{VPM}_{0}\right)\) \& LPES \(_{1}\) )
is 1 and the translation for an attempted access is not found in the primary PTEG or in the secondary PTEG; otherwise set to 0 .
34:35 Set to 0 .
36 Set to 1 if the access is not permitted by the storage protection mechanism; otherwise set to 0 .

37 Set to 1 if the access is due to a Iq, stq, Iwarx, Idarx, stwcx., or stdcx. instruction that addresses storage that is Write Through Required or Caching Inhibited; otherwise set to 0 .
38 Set to 1 for a Store, dcbz, or ecowx instruction; otherwise set to 0 .
39:40 Set to 0.
41 Set to 1 if a Data Address Compare match or a Data Address Breakpoint match occurs; otherwise set to 0 .
42 Set to 0.
43 Set to 1 if execution of an eciwx or ecowx instruction is attempted when \(E A R_{E}=0\); otherwise set to 0 .
44:63 Set to 0.
HDAR Set to the effective address of a storage element as described in the following list. The list should be read from the top down; the HDAR is set as described by the first item that corresponds to an exception that is reported in the HDSISR. For example, if a Load instruction causes a storage protection violation and a Data Address Breakpoint match (and both are reported in the HDSISR), the HDAR is set to the effective address of a byte in the first aligned doubleword for which access was attempted in the page that caused the exception.
- a Data Storage exception occurs for reasons other than a Data Address Breakpoint match or, for eciwx and ecowx, \(\mathrm{EAR}_{\mathrm{E}}=0\)
- a byte in the block that caused the exception, for a Cache Management instruction
- a byte in the first aligned doubleword for which access was attempted in the page that caused the exception, for a Load, Store, eciwx, or ecowx instruction ("first" refers to address order; see Section 6.7)
- undefined, for a Data Address Breakpoint match, or if eciwx or ecowx is executed when \(E A R_{E}=0\)
For the cases in which the HDAR is specified above to be set to a defined value, if the interrupt occurs in 32-bit mode the highorder 32 bits of the DAR are set to 0 .

If multiple Hypervisor Data Storage exceptions occur for a given effective address, any one or more of the bits corresponding to these exceptions may be set to 1 in the HDSISR.

Execution resumes at effective address
0x0000_0000_0000_0E00.

\subsection*{6.5.16 Hypervisor Instruction Storage Interrupt}

A Hypervisor Instruction Storage interrupt occurs when the processor is not in hypervisor state, no higher priority exception exists, the value of the expression
\(\left(\mathrm{VPM}_{0} \& \neg \mathrm{MSR}_{\mathrm{IR}}\right) \mid\left(\mathrm{VPM}_{1} \& \mathrm{MSR}_{\mathrm{IR}}\right)\)
is 1 , and the next instruction to be executed cannot be fetched for any of the following reasons.
- Instruction address translation is enabled \(\left(\mathrm{MSR}_{\mathrm{IR}}=1\right)\) and the virtual address cannot be translated to a real address.
■ Instruction address translation is disabled \(\left(\mathrm{MSR}_{\mathrm{IR}}=0\right), \mathrm{LPES}_{1}=1\), and the virtual address cannot be translated to a real address by means of the virtual real addressing mechanism.
- The fetch access violates storage protection.

The following registers are set:
HSRRO Set to the effective address of the instruction that the processor would have attempted to execute next if no interrupt conditions were present (if the interrupt occurs on attempting to fetch a branch target, HSRRO is set to the branch target address).

\section*{HSRR1}

33 Set to 1 if the value of the expression
\(\left(\mathrm{MSR}_{\mathrm{IR}}\right) \mid\left(\left(\neg \mathrm{MSR}_{\mathrm{IR}} \& \mathrm{VPM}_{0}\right)\right.\)
\& LPES \(_{1}\) )
is 1 and the translation for an attempted access is not found in the primary PTEG or in the secondary PTEG; otherwise set to 0 .
34 Set to 0 .
35 Set to 1 if the access is to No-execute or Guarded storage; otherwise set to 0 .
36 Set to 1 if the access is not permitted by Figure 24; otherwise set to 0 .

\section*{Programming Note}

Storage protection violations for the Hypervisor Data Storage Interrupt are reported in HDSISR \(3_{36}\), whereas storage protection violations for the Hypervisor Instruction Storage Interrupt are reported in HSRR1 \({ }_{35}\) and HSRR1 \({ }_{36}\).

42:46 Set to 0 .
47 Set to 0 .
Others Loaded from the MSR.
MSR See Figure 37.
If multiple Instruction Storage exceptions occur due to attempting to fetch a single instruction, any one or more of the bits corresponding to these exceptions may be set to 1 in HSRR1.

Execution resumes at effective address
0x0000_0000_0000_0E10.

\subsection*{6.5.17 Hypervisor Data Segment Interrupt}

A Hypervisor Data Segment interrupt may occur when the processor is not in hypervisor state, data address translation is disabled \(\left(\mathrm{MSR}_{\mathrm{DR}}=0\right), \mathrm{VPM}_{0}=1, \mathrm{LPES}_{1}=1\), no higher priority exception exists, the effective address of any byte of the storage location specified by a Load, Store, icbi, dcbz, dcbst, dcbf[] eciwx, or ecowx instruction is beyond the 1 TB VRMA.

If a stwcx. or stdcx. would not perform its store in the absence of a Hypervisor Data Segment interrupt, and a non-conditional Store to the specified effective address would cause a Hypervisor Data Segment interrupt, it is implementation-dependent whether a Hypervisor Data Segment interrupt occurs.
If a Move Assist instruction has a length of zero (in the XER), a Hypervisor Data Segment interrupt does not occur, regardless of the effective address.
The following registers are set:
HSRRO Set to the effective address of the instruction that caused the interrupt.
HSRR1
33:36 Set to 0 .
42:47 Set to 0 .
Others Loaded from the MSR.
MSR See Figure 37.
HDSISR Set to an undefined value.
HDAR Set to the effective address of a storage element as described in the following list.
- a byte in the block that caused the Hypervisor Data Segment interrupt, for a Cache Management instruction
- a byte in the first aligned doubleword for which access was attempted in the segment that caused the Hypervisor Data Segment interrupt, for a Load, Store, eciwx, or ecowx instruction ("first" refers to address order; see Section 6.7)
Execution resumes at effective address 0x0000_0000_0000_0E20.

\subsection*{6.5.18 Hypervisor Instruction Segment Interrupt}

A Hypervisor Instruction Segment interrupt may occur when the processor is not in hypervisor state, instruction address translation is disabled \(\left(\mathrm{MSR}_{\mathrm{IR}}=0\right)\), \(\mathrm{VPM}_{0}=1, \mathrm{LPES}_{1}=1\), no higher priority exception exists,
and the effective address of any byte of the instruction is beyond the 1 TB VRMA.
The following registers are set:
HSRRO Set to the effective address of the instruction that the processor would have attempted to execute next if no interrupt conditions were present (if the interrupt occurs on attempting to fetch a branch target, HSRRO is set to the branch target address).

\section*{HSRR1}

33:36 Set to 0.
42:47 Set to 0 .
Others Loaded from the MSR.
MSR See Figure 37 on page 466.
Execution resumes at effective address 0x0000_0000_0000_03E0.

\subsection*{6.5.19 Performance Monitor Interrupt [Category: Server.Performance Monitor]}

The Performance Monitor interrupt is part of the Performance Monitor facility; see Appendix C. If the Performance Monitor facility is not implemented or does not use this interrupt, the corresponding interrupt vector (see Figure 38 on page 466) is treated as reserved.

\subsection*{6.5.20 Vector Unavailable Interrupt [Category: Vector]}

A Vector Unavailable interrupt occurs when no higher priority exception exists, an attempt is made to execute a Vector instruction (including Vector loads, stores, and moves), and \(\mathrm{MSR}_{\mathrm{VEC}}=0\).

The following registers are set:
\begin{tabular}{ll} 
SRRO & \begin{tabular}{l} 
Set to the effective address of the instruc- \\
tion that caused the interrupt.
\end{tabular} \\
\begin{tabular}{ll} 
SRR1 & \\
33:36 & Set to 0. \\
42:47 & Set to 0.
\end{tabular} \\
\begin{tabular}{ll} 
Others & Loaded from the MSR. \\
MSR & See Figure 37 on page 466.
\end{tabular} \\
\begin{tabular}{ll} 
Execution resumes at effective address \\
0x0000_0000_0000_0F20.
\end{tabular}
\end{tabular}

\subsection*{6.6 Partially Executed Instructions}

If a Data Storage, Data Segment, Alignment, systemcaused, or imprecise exception occurs while a Load or Store instruction is executing, the instruction may be aborted. In such cases the instruction is not completed, but may have been partially executed in the following respects.
- Some of the bytes of the storage operand may have been accessed, except that if access to a given byte of the storage operand would violate storage protection, that byte is neither copied to a register by a Load instruction nor modified by a Store instruction. Also, the rules for storage accesses given in Section 5.8.1, "Guarded Storage" and in Section 2.1 of Book II are obeyed.
- Some registers may have been altered as described in the Book II section cited above.
- Reference and Change bits may have been updated as described in Section 5.7.8.
- For a stwcx. or stdcx. instruction that is executed in-order, CR0 may have been set to an undefined value and the reservation may have been cleared.
- For an Iq instruction that is executed in-order, the TGCC may have been set to an undefined value.

The architecture does not support continuation of an aborted instruction but intends that the aborted instruction be re-executed if appropriate.

\section*{Programming Note}

An exception may result in the partial execution of a Load or Store instruction. For example, if the Page Table Entry that translates the address of the storage operand is altered, by a program running on another processor, such that the new contents of the Page Table Entry preclude performing the access, the alteration could cause the Load or Store instruction to be aborted after having been partially executed.

As stated in the Book II section cited above, if an instruction is partially executed the contents of registers are preserved to the extent that the instruction can be re-executed correctly. The consequent preservation is described in the following list. For any given instruction, zero or one item in the list applies.

■ For a fixed-point Load instruction that is not a multiple or string form, or for an eciwx instruction, if \(R T=R A\) or \(R T=R B\) then the contents of register RT are not altered.
- For an Iq instruction, if \(R T+1=R A\) then the contents of register RT+1 are not altered.

■ For an update form Load or Store instruction, the contents of register RA are not altered.

\subsection*{6.7 Exception Ordering}

Since multiple exceptions can exist at the same time and the architecture does not provide for reporting more than one interrupt at a time, the generation of more than one interrupt is prohibited. Some exceptions, such as the External exception, persist and can be deferred. However, other exceptions would be lost if they were not recognized and handled when they occur. For example, if an External interrupt was generated when a Data Storage exception existed, the Data Storage exception would be lost. If the Data Storage exception was caused by a Store Multiple instruction for which the storage operand crosses a virtual page boundary and the exception was a result of attempting to access the second virtual page, the store could have modified locations in the first virtual page even though it appeared that the Store Multiple instruction was never executed.

For the above reasons, all exceptions are prioritized with respect to other exceptions that may exist at the same instant to prevent the loss of any exception that is not persistent. Some exceptions cannot exist at the same instant as some others.

Data Storage, Hypervisor Data Storage, Data Segment, Hypervisor Data Segment, and Alignment exceptions occur as if the storage operand were accessed one byte at a time in order of increasing effective address (with the obvious caveat if the operand includes both the maximum effective address and effective address 0 ).

\subsection*{6.7.1 Unordered Exceptions}

The exceptions listed here are unordered, meaning that they may occur at any time regardless of the state of the interrupt processing mechanism. These exceptions are recognized and processed when presented.
1. System Reset
2. Machine Check

\subsection*{6.7.2 Ordered Exceptions}

The exceptions listed here are ordered with respect to the state of the interrupt processing mechanism. In the following list, the hypervisor forms of the Data Storage, Instruction Storage, Data Segment, and Instruction Segment exceptions can be substituted for the nonhypervisor forms since the hypervisor forms cannot be caused by the same instruction and have the same ordering.

\section*{System-Caused or Imprecise}

\section*{1. Program}
- Imprecise Mode Floating-Point Enabled Exception
2. External and [Hypervisor] Decrementer

\section*{Instruction-Caused and Precise}
1. [Hypervisor] Instruction Segment
2. [Hypervisor] Instruction Storage
3. Program
- Illegal Instruction
- Privileged Instruction
4. Function-Dependent
4.a Fixed-Point and Branch

1a Program
- Trap

1b System Call
1c [Hypervisor] Data Storage, [Hypervisor] Data Segment, or Alignment
2 Trace
4.b Floating-Point

1 FP Unavailable
2a Program
- Precise Mode Floating-Pt Enabled Excep'n

2b [Hypervisor] Data Storage, [Hypervisor] Data
Segment, or Alignment
3 Trace
4.c Vector

1 Vector Unavailable
2a [Hypervisor] Data Storage, [Hypervisor] Data Segment, or Alignment
3 Trace
For implementations that execute multiple instructions in parallel using pipeline or superscalar techniques, or combinations of these, it can be difficult to understand the ordering of exceptions. To understand this ordering it is useful to consider a model in which each instruction is fetched, then decoded, then executed, all before the next instruction is fetched. In this model, the exceptions a single instruction would generate are in the order shown in the list of instruction-caused exceptions. Exceptions with different numbers have different ordering. Exceptions with the same numbering but different lettering are mutually exclusive and cannot be caused by the same instruction. The External, Decrementer, and Hypervisor Decrementer interrupts have equal ordering. Similarly, where Data Storage, Data Segment, and Alignment exceptions are listed in the same item they have equal ordering.
Even on processors that are capable of executing several instructions simultaneously, or out of order, instruction-caused interrupts (precise and imprecise) occur in program order.

\subsection*{6.8 Interrupt Priorities}

This section describes the relationship of nonmaskable, maskable, precise, and imprecise interrupts. In the following descriptions, the interrupt mechanism waiting for all possible exceptions to be reported includes only exceptions caused by previously initiated instructions (e.g., it does not include waiting for the Decrementer to step through zero). The exceptions are listed in order of highest to lowest priority. In the following list, the hypervisor forms of the Data Storage, Instruction Storage, Data Segment, and Instruction Segment exceptions can be substituted for the non-hypervisor forms since the hypervisor forms cannot occur simultaneously and have the same priority.
1. System Reset

System Reset exception has the highest priority of all exceptions. If this exception exists, the interrupt mechanism ignores all other exceptions and generates a System Reset interrupt.

Once the System Reset interrupt is generated, no nonmaskable interrupts are generated due to exceptions caused by instructions issued prior to the generation of this interrupt.
2. Machine Check

Machine Check exception is the second highest priority exception. If this exception exists and a System Reset exception does not exist, the interrupt mechanism ignores all other exceptions and generates a Machine Check interrupt.

Once the Machine Check interrupt is generated, no nonmaskable interrupts are generated due to exceptions caused by instructions issued prior to the generation of this interrupt.
3. Instruction-Dependent

This exception is the third highest priority exception. When this exception is created, the interrupt mechanism waits for all possible Imprecise exceptions to be reported. It then generates the appropriate ordered interrupt if no higher priority exception exists when the interrupt is to be generated. Within this category a particular instruction may present more than a single exception. When this occurs, those exceptions are ordered in priority as indicated in the following lists.
I Where [Hypervisor] Data Storage, [Hypervisor] Data Segment, and Alignment exceptions are listed in the same item they have equal priority (i.e., the processor may generate any one of the three interrupts for which an exception exists).
A. Fixed-Point Loads and Stores
a. These exceptions are mutually exclusive and have the same priority:
■ Program - Illegal Instruction
- Program - Privileged Instruction
C. Vector Loads and Stores
a. Program - Illegal Instruction
b. Vector Unavailable
c. [Hypervisor] Data Storage, [Hypervisor] Data Segment, or Alignment
d. Trace
D. Other Floating-Point Instructions
a. Floating-Point Unavailable
b. Program - Precise Mode Floating-Point Enabled Exception
c. Trace
E. Other Vector Instructions
a. Vector Unavailable
b. Trace
F. rfid, hrfid and memsr[d]
a. Program - Privileged Instruction
b. Program - Floating-Point Enabled Exception
c. Trace, for mtmsr[d] only
c. Trace, for mtmsr[d] only
G. Other Instructions
a.These exceptions are mutually exclusive and have the same priority:
■ Program - Trap
- System Call
- Program - Privileged Instruction

■ Program - Illegal Instruction
b. Trace
H. [Hypervisor] Instruction Storage and [Hypervisor] Instruction Segment

These exceptions have the lowest priority in this category. They are recognized only when all instructions prior to the instruction causing one of these exceptions appear to have completed and that instruction is the next instruction to be executed. The two exceptions are mutually exclusive.
The priority of these exceptions is specified for completeness and to ensure that they are not given more favorable treatment. It is acceptable for an implementation to treat these exceptions as though they had a lower priority.
4. Program - Imprecise Mode Floating-Point Enabled Exception
This exception is the fourth highest priority exception. When this exception is created, the interrupt mechanism waits for all other possible exceptions
to be reported. It then generates this interrupt if no higher priority exception exists when the interrupt is to be generated.
5. External and [Hypervisor] Decrementer

These exceptions are the lowest priority exceptions. All have equal priority (i.e., the processor may generate any one of these interrupts for which an exception exists). When one of these exceptions is created, the interrupt processing mechanism waits for all other possible exceptions to be reported. It then generates the corresponding interrupt if no higher priority exception exists when the interrupt is to be generated.
If a Hypervisor Decrementer exception exists and each attempt to execute an instruction when the Hypervisor Decrementer interrupt is enabled causes an exception (see the Programming Note below), the Hypervisor Decrementer interrupt is not delayed indefinitely.

\section*{Programming Note}

An incorrect or malicious operating system could corrupt the first instruction in the interrupt vector location for an instructioncaused interrupt such that the attempt to execute the instruction causes the same exception that caused the interrupt (a looping interrupt; e.g., illegal instruction and Program interrupt). Similarly, the first instruction of the interrupt vector for one instruction-caused interrupt could cause a different instructioncaused interrupt, and the first instruction of the interrupt vector for the second instruction-caused interrupt could cause the first instruction-caused interrupt (e.g., Program interrupt and Floating-Point Unavailable interrupt). Similarly, if the Real Mode Area is virtualized and there is no PTE for the page containing the interrupt vectors, every attempt to execute the first instruction of the OS's Instruction Storage interrupt handler would cause a Hypervisor Instruction Storage interrupt; if the Hypervisor Instruction Storage interrupt handler returns to the OS's Instruction Storage interrupt handler without the relevant PTE having been created, another Hypervisor Instruction Storage interrupt would occur immediately. The looping caused by these and similar cases is terminated by the occurrence of a System Reset or Hypervisor Decrementer interrupt.

\section*{Chapter 7. Timer Facilities}
7.1 Overview ..... 481
7.2 Time Base (TB) ..... 481
7.2.1 Writing the Time Base ..... 482
7.3 Decrementer ..... 482
7.3.1 Writing and Reading the Decre- menter. ..... 483
7.4 Hypervisor Decrementer ..... 483
7.5 Processor Utilization of Resources Register (PURR) ..... 483

\subsection*{7.1 Overview}

The Time Base, Decrementer, Hypervisor Decrementer, and the Processor Utilization of Resources Register, provide timing functions for the system. The remainder of this section describes these registers and related facilities.

\subsection*{7.2 Time Base (TB)}

The Time Base (TB) is a 64-bit register (see Figure 39) containing a 64-bit unsigned integer that is incremented periodically. Each increment adds 1 to the low-order bit (bit 63). The frequency at which the integer is updated is implementation-dependent.


\section*{Field}

I TBU40
TBU
TBL

Figure 39. Time Base
The Time Base is a hypervisor resource; see Chapter 2.

The SPRs TBU40, TBU, and TBL provide access to the fields of the Time Base shown in Figure 39. When a mtspr instruction is executed specifying one of these SPRs, the associated field of the Time Base is altered and the remaining bits of the Time Base are not affected.

The Time Base increments until its value becomes \(0 x F F F F\) _FFFF_FFFF_FFFF ( \(2^{64}-1\) ). At the next increment, its value becomes \(0 \times 0000 \_0000 \_0000 \_0000\). There is no interrupt or other indication when this occurs.

The period of the Time Base depends on the driving frequency. As an order of magnitude example, suppose that the CPU clock is 1 GHz and that the Time Base is driven by this frequency divided by 32. Then the period of the Time Base would be
\[
T_{\mathrm{TB}}=\frac{2^{64} \times 32}{1 \mathrm{GHz}}=5.90 \times 10^{11} \text { seconds }
\]
which is approximately 18,700 years.
The Time Base is implemented such that:
1. Loading a GPR from the Time Base has no effect on the accuracy of the Time Base.
2. Copying the contents of a GPR to the Time Base replaces the contents of the Time Base with the contents of the GPR.

The Power ISA does not specify a relationship between the frequency at which the Time Base is updated and other frequencies, such as the CPU clock or bus clock in a Power ISA system. The Time Base update frequency is not required to be constant. What is required, so that system software can keep time of day and operate interval timers, is one of the following.

■ The system provides an (implementation-dependent) interrupt to software whenever the update frequency of the Time Base changes, and a means to determine what the current update frequency is.
■ The update frequency of the Time Base is under the control of the system software.

Implementations must provide a means for either preventing the Time Base from incrementing or preventing it from being read in problem state \(\left(M S R_{P R}=1\right)\). If the means is under software control, it must be privileged and, in implementations of the Server environment, must be accessible only in hypervisor state (MSR \({ }_{H V}\) PR \(=0 b 10\) ). There must be a method for getting all processors' Time Bases to start incrementing with values that are identical or almost identical in all processors.

\section*{Programming Note}

If software initializes the Time Base on power-on to some reasonable value and the update frequency of the Time Base is constant, the Time Base can be used as a source of values that increase at a constant rate, such as for time stamps in trace entries.

Even if the update frequency is not constant, values read from the Time Base are monotonically increasing (except when the Time Base wraps from \(2^{64}-1\) to 0 ). If a trace entry is recorded each time the update frequency changes, the sequence of Time Base values can be post-processed to become actual time values.

Successive readings of the Time Base may return identical values.
See the description of the Time Base in Chapter 4 of Book II for ways to compute time of day in POSIX format from the Time Base.

\subsection*{7.2.1 Writing the Time Base}

Writing the Time Base is privileged, and can be done only in hypervisor state. Reading the Time Base is not privileged; it is discussed in Chapter 4 of Book II.
It is not possible to write the entire 64-bit Time Base using a single instruction. The mttbl and mttbu extended mnemonics write the lower and upper halves of the Time Base (TBL and TBU), respectively, preserving the other half. These are extended mnemonics for the mtspr instruction; see Appendix A, "Assembler Extended Mnemonics" on page 493.
The Time Base can be written by a sequence such as:
```

lwz Rx,upper \# load 64-bit value for
lwz Ry,lower \# TB into Rx and Ry
li Rz,0
mttbl Rz \# set TBL to 0
mttbu Rx \# set TBU
mttbl Ry \# set TBL

```

Provided that no interrupts occur while the last three instructions are being executed, loading 0 into TBL prevents the possibility of a carry from TBL to TBU while the Time Base is being initialized.
The preferred method of changing the Time Base utilizes the TBU40 facility. The following code sequence
demonstrates the process. Assume the upper 40 bits of \(R x\) contain the desired value upper 40 bits of the Time Base.
```

mftb Ry \# Read 64-bit Time Base value
clrldi Ry,Ry,40\# lower 24 bits of old TB
mttbu40Rx \# write upper 40 bits of TB
mftb Rz \# read TB value again
clrldi Rz,Rz,40\# lower 24 bits of new TB
cmpld Rz,Ry \# compare new and old lwr 24
bge done \# no carry out of low 24 bits
addis Rx,Rx,0x0100\#increment upper 40 bits
mttbu40 Rx \# update to adjust for carry

```

\section*{Programming Note}

The instructions for writing the Time Base are mode-independent. Thus code written to set the Time Base will work correctly in either 64-bit or 32bit mode.

\subsection*{7.3 Decrementer}

The Decrementer (DEC) is a 32-bit decrementing counter that provides a mechanism for causing a Decrementer interrupt after a programmable delay. The contents of the Decrementer are treated as a signed integer.


\section*{Figure 40. Decrementer}

The Decrementer is driven by the same frequency as the Time Base. The period of the Decrementer will depend on the driving frequency, but if the same values are used as given above for the Time Base (see Section 7.2), and if the Time Base update frequency is constant, the period would be
\[
T_{\mathrm{DEC}}=\frac{2^{32} \times 32}{1 \mathrm{GHz}}=137 \text { seconds. }
\]

The Decrementer counts down.
When the contents of \(\mathrm{DEC}_{32}\) change from 0 to 1 , a Decrementer exception will come into existence within a reasonable period or time. When the contents of \(\mathrm{DEC}_{32}\) change from 1 to 0 , an existing Decrementer exception will cease to exist within a reasonable period of time, but not later than the completion of the next context synchronizing instruction or event.
The preceding paragraph applies regardless of whether the change in the contents of \(\mathrm{DEC}_{32}\) is the result of decrementation of the Decrementer by the processor or of modification of the Decrementer caused by execution of an mtspr instruction.

The operation of the Decrementer satisfies the following constraints.
1. The operation of the Time Base and the Decrementer is coherent, i.e., the counters are driven by the same fundamental time base.
2. Loading a GPR from the Decrementer has no effect on the accuracy of the Time Base.
3. Copying the contents of a GPR to the Decrementer replaces the contents of the Decrementer with the contents of the GPR.

\section*{Programming Note}

In systems that change the Time Base update frequency for purposes such as power management, the Decrementer input frequency will also change. Software must be aware of this in order to set interval timers.

\subsection*{7.3.1 Writing and Reading the Decrementer}

The contents of the Decrementer can be read or written using the mfspr and mtspr instructions, both of which are privileged when they refer to the Decrementer. Using an extended mnemonic (see Appendix A, "Assembler Extended Mnemonics" on page 493), the Decrementer can be written from GPR Rx using:
mtdec Rx
The Decrementer can be read into GPR Rx using:
```

mfdec Rx

```

Copying the Decrementer to a GPR has no effect on the Decrementer contents or on the interrupt mechanism.

\subsection*{7.4 Hypervisor Decrementer}

The Hypervisor Decrementer (HDEC) is a 32-bit decrementing counter that provides a mechanism for causing a Hypervisor Decrementer interrupt after a programmable delay. The contents of the Decrementer are treated as a signed integer.


Figure 41. Hypervisor Decrementer
The Hypervisor Decrementer is a hypervisor resource; see Chapter 2.

The Hypervisor Decrementer is driven by the same frequency as the Time Base. The period of the Hypervisor Decrementer will depend on the driving frequency, but if the same values are used as given above for the Time Base (see Section 7.2), and if the Time Base update frequency is constant, the period would be
\[
T_{\mathrm{DEC}}=\frac{2^{32} \times 32}{1 \mathrm{GHz}}=137 \text { seconds. }
\]

When the contents of \(\mathrm{HDEC}_{32}\) change from 0 to 1 , a Hypervisor Decrementer exception will come into existence within a reasonable period or time. When the contents of \(\mathrm{HDEC}_{32}\) change from 1 to 0 , an existing Hypervisor Decrementer exception will cease to exist within a reasonable period of time, but not later than the completion of the next context synchronizing instruction or event.

The preceding paragraph applies regardless of whether the change in the contents of \(\mathrm{HDEC}_{32}\) is the result of decrementation of the Hypervisor Decrementer by the processor or of modification of the Hypervisor Decrementer caused by execution of an mtspr instruction.

The operation of the Hypervisor Decrementer satisfies the following constraints.
1. The operation of the Time Base and the Hypervisor Decrementer is coherent, i.e., the counters are driven by the same fundamental time base.
2. Loading a GPR from the Hypervisor Decrementer has no effect on the accuracy of the Hypervisor Decrementer.
3. Copying the contents of a GPR to the Hypervisor Decrementer replaces the contents of the Hypervisor Decrementer with the contents of the GPR.

\section*{Programming Note}

In systems that change the Time Base update frequency for purposes such as power management, the Hypervisor Decrementer update frequency will also change. Software must be aware of this in order to set interval timers.

\subsection*{7.5 Processor Utilization of Resources Register (PURR)}

The Processor Utilization of Resources Register (PURR) is a 64-bit counter, the contents of which provide an estimate of the resources used by the processor. The contents of the PURR are treated as a 64-bit unsigned integer.


Figure 42. Processor Utilization of Resources Register
The PURR is a hypervisor resource; see Chapter 2.
The contents of the PURR increase monotonically, unless altered by software, until the sum of the contents plus the amount by which it is to be increased exceed \(0 x F F F F \_F F F F \_F F F F \_F F F F\left(2^{64}-1\right)\) at which point the
contents are replaced by that sum modulo \(2^{64}\). There is no interrupt or other indication when this occurs.
The rate at which the value represented by the contents of the PURR increases is an estimate of the portion of resources used by the processor with respect to other processors that share those resources monitored by the PURR.

Let the difference between the value represented by the contents of the Time Base at times \(T_{a}\) and \(T_{b}\) be \(\mathrm{T}_{\mathrm{ab}}\). Let the difference between the value represented by the contents of the PURR at time \(T_{a}\) and \(T_{b}\) be the value \(P_{a b}\). The ratio of \(P_{a b} / T_{a b}\) is an estimate of the percentage of shared resources used by the processor during the interval \(T_{a b}\). For the set \(\{S\}\) of processors that share the resources monitored by the PURR, the sum of the usage estimates for all the processors in the set is 1.0 .
The definition of the set of processors \(S\), the shared resources corresponding to the set S , and specifics of the algorithm for incrementing the PURR are imple-mentation-specific.
The PURR is implemented such that:
1. Loading a GPR from the PURR has no effect on the accuracy of the PURR.
2. Copying the contents of a GPR to the PURR replaces the contents of the PURR with the contents of the GPR.

\section*{Programming Note}

Estimates computed as described above may be useful for purposes of resource use accounting, program dispatching, etc.

Because the rate at which the PURR accumulates resource usage estimates is dependent on the frequency at which the Time Base is incremented, the interpretation of the contents of the PURR must be adjusted if the frequency at which the Time Base is incremented is altered.

\section*{Chapter 8. Debug Facilities}

\subsection*{8.1 Overview \\ 485}
8.1.1 Data Address Breakpoint. ..... 485

\subsection*{8.1 Overview}

Processors provide debug facilities to enable hardware and software debug functions, such as instructions and data breakpoints and program single stepping. The
| debug facilities consist of a data address breakpoint register (DABR), a data address breakpoint register extension (DABRX) (see Section 8.1.1) and an associated interrupt (see Section 6.5.3).

The mfspr and mtspr instructions (see Section 4.4.3) provide access to the registers of the debug facilities.
In addition to the facilities described here, implementations will typically include debug facilities, modes, and access mechanisms which are implementation-specific. For example, implementations will typically provide access to the debug facilities via a dedicated interface such as the IEEE 1149.1 Test Access Port (JTAG).
I

\subsection*{8.1.1 Data Address Breakpoint}

The Data Address Breakpoint mechanism provides a means of detecting load and store accesses to a designated doubleword. The address comparison is done on an effective address (EA).

The Data Address Breakpoint mechanism is controlled by the Data Address Breakpoint Register (DABR),
shown in Figure 43, and the Data Address Breakpoint Register Extension (DABRX), shown in Figure 44.

\begin{tabular}{lll} 
Bit(s) & Name & Description \\
\(0: 60\) & DAB & Data Address Breakpoint \\
61 & BT & Breakpoint Translation \\
62 & DW & Data Write \\
63 & DR & Data Read
\end{tabular}

Figure 43. Data Address Breakpoint Register
\begin{tabular}{|l|l|l|}
\hline & \(/ / /\) & BTI \\
\hline 0 & 60 & PRIVM \\
\hline 0 & 61 & 63 \\
\hline
\end{tabular}

Bit(s) Name Description
60 BTI Breakpoint Translation Ignore
61:63 PRIVM Privilege Mask
61 HYP Hypervisor state
62 PNH Privileged but Non-Hypervisor state
63 PRO Problem state
All other fields are reserved.
Figure 44. Data Address Breakpoint Register Extension

The DABR and DABRX are hypervisor resources; see Section 2.6 on page 399.
The supported PRIVM values are 0b000, 0b001, 0b010, Ob011, Ob100, and 0b111. If the PRIVM field does not contain one of the supported values, then whether a match occurs for a given storage access is undefined. Elsewhere in this section it is assumed that the PRIVM field contains one of the supported values.

\section*{Programming Note}

PRIVM value 0b000 causes matches not to occur regardless of the contents of other DABR and DABRX fields. PRIVM values 0b101 and 0b110 are not supported because a storage location that is shared between the hypervisor and non-hypervisor software is unlikely to be accessed using the same EA by both the hypervisor and the non-hypervisor software. (PRIVM value 0b111 is supported primarily for reasons of software compatibility, as described in a subsequent Programming Note.)

A Data Address Breakpoint match occurs for a Load or Store instruction if, for any byte accessed, all of the following conditions are satisfied.
- \(E A_{0: 60}=\mathrm{DABR}_{\mathrm{DAB}}\)
- ( \(\left.\mathrm{MSR}_{\mathrm{DR}}=\mathrm{DABR}_{\mathrm{BT}}\right) \mid \mathrm{DABRX}_{\mathrm{BT}}\)
- if the processor is in
- hypervisor state and DABRX HYP \(=1\) or
- privileged but non-hypervisor state and \(\operatorname{DABRX}_{\text {PNH }}=1\) or
- problem state and DABRX \({ }_{P R}=1\)
- the instruction is a Store and \(\mathrm{DABR}_{\mathrm{DW}}=1\), or the instruction is a Load and \(D A B R_{D R}=1\).

In 32-bit mode the high-order 32 bits of the EA are treated as zeros for the purpose of detecting a match.
If the above conditions are satisfied, a match also occurs for eciwx and ecowx. For the purpose of determining whether a match occurs, eciwx is treated as a Load, and ecowx is treated as a Store.

If the above conditions are satisfied, it is undefined whether a match occurs in the following cases.
- The instruction is Store Conditional but the store is not performed.
- The instruction is a Load/Store String of zero length.
- The instruction is dcbz. (For the purpose of determining whether a match occurs, dcbz is treated as a Store.)

The Cache Management instructions other than dcbz never cause a match.

A Data Address Breakpoint match causes a Data Storage exception (see Section 6.5.3, "Data Storage Interrupt" on page 467). If a match occurs, some or all of the bytes of the storage operand may have been accessed; however, if a Store or ecowx instruction causes the match, the storage operand is not modified if the instruction is one of the following:
- any Store instruction that causes an atomic access - ecowx

\section*{Programming Note}

The Data Address Breakpoint mechanism does not apply to instruction fetches.

\section*{Programming Note}

Before setting a breakpoint requested by the operating system, the hypervisor must verify that the requested contents of the DABR and DABRX cannot cause the hypervisor to receive a Data Storage interrupt that it is not prepared to handle, or that it intrinsically cannot handle (e.g., the EA is in the range of EAs at which the hypervisor's Data Storage interrupt handler saves registers, \(\mathrm{DABR}_{B T}\) \|| \(\mathrm{DABRX}_{\mathrm{BTI}} \neq 0 \mathrm{~b} 10, \mathrm{DABR}_{\mathrm{DW}}=1\), and \(\mathrm{DABRX}_{\mathrm{HYP}}=\) 1).

\section*{Programming Note}

Processors that comply with versions of the architecture that precede Version 2.02 do not provide the DABRX. Forward compatibility for software that was written for such processors (and uses the Data Address Breakpoint facility) can be obtained by setting DABRX \({ }_{60: 63}\) to 0 b 0111 .

\title{
Chapter 9. External Control [Category: External Control]
}

\subsection*{9.1 External Access Register \\ 487}
9.2 External Access Instructions .... 487

The External Control facility permits a program to communicate with a special-purpose device. The facility consists of a Special Purpose Register, called EAR, and two instructions, called External Control In Word Indexed (eciwx) and External Control Out Word Indexed (ecowx).

This facility must provide a means of synchronizing the devices with the processor to prevent the use of an address by the device when the translation that produced that address is being invalidated.

\subsection*{9.1 External Access Register}

This 32-bit Special Purpose Register controls access to the External Control facility and, for external control operations that are permitted, identifies the target device.

\begin{tabular}{lll} 
Bit(s) & Name & Description \\
32 & E & Enable bit \\
\(58: 63\) & RID & Resource ID
\end{tabular}

All other fields are reserved.
Figure 45. External Access Register
The EAR is a hypervisor resource; see Chapter 2.
The high-order bits of the RID field that correspond to bits of the Resource ID beyond the width of the Resource ID supported by the implementation are treated as reserved bits.

\section*{Programming Note}

The hypervisor can use the EAR to control which programs are allowed to execute External Access instructions, when they are allowed to do so, and which devices they are allowed to communicate with using these instructions.

\subsection*{9.2 External Access Instructions}

The External Access instructions, External Control In Word Indexed (eciwx) and External Control Out Word Indexed (ecowx), are described in Book II. Additional information about them is given below.

If attempt is made to execute either of these instructions when \(E A R_{E}=0\), a Data Storage interrupt occurs with bit 43 of the DSISR set to 1 .

The instructions are supported whenever \(M S R_{D R}=1\). If either instruction is executed when \(M S R_{D R}=0\) (real addressing mode), the results are boundedly undefined.

\title{
Chapter 10. Synchronization Requirements for Context Alterations
}

Changing the contents of certain System Registers, the contents of SLB entries, or the contents of other system resources that control the context in which a program executes can have the side effect of altering the context in which data addresses and instruction addresses are interpreted, and in which instructions are executed and data accesses are performed. For example, changing \(\mathrm{MSR}_{I \mathrm{R}}\) from 0 to 1 has the side effect of enabling translation of instruction addresses. These side effects need not occur in program order, and therefore may require explicit synchronization by software. (Program order is defined in Book II.)
An instruction that alters the context in which data addresses or instruction addresses are interpreted, or in which instructions are executed or data accesses are performed, is called a context-altering instruction. This chapter covers all the context-altering instructions. The software synchronization required for them is shown in Table 1 (for data access) and Table 2 (for instruction fetch and execution).
The notation "CSI" in the tables means any context synchronizing instruction (e.g., sc, isync, or rfid). A context synchronizing interrupt (i.e., any interrupt except non-recoverable System Reset or non-recoverable Machine Check) can be used instead of a context synchronizing instruction. If it is, phrases like "the synchronizing instruction", below, should be interpreted as meaning the instruction at which the interrupt occurs. If no software synchronization is required before (after) a context-altering instruction, "the synchronizing instruction before (after) the context-altering instruction" should be interpreted as meaning the context-altering instruction itself.

The synchronizing instruction before the context-altering instruction ensures that all instructions up to and including that synchronizing instruction are fetched and executed in the context that existed before the alteration. The synchronizing instruction after the contextaltering instruction ensures that all instructions after that synchronizing instruction are fetched and executed in the context established by the alteration. Instructions after the first synchronizing instruction, up to and including the second synchronizing instruction, may be fetched or executed in either context.

If a sequence of instructions contains context-altering instructions and contains no instructions that are affected by any of the context alterations, no software synchronization is required within the sequence.

\section*{Programming Note}

Sometimes advantage can be taken of the fact that certain events, such as interrupts, and certain instructions that occur naturally in the program, such as the rfid that returns from an interrupt handler, provide the required synchronization.

No software synchronization is required before or after a context-altering instruction that is also context synchronizing or when altering the MSR in most cases (see the tables). No software synchronization is required before most of the other alterations shown in Table 2, because all instructions preceding the contextaltering instruction are fetched and decoded before the context-altering instruction is executed (the processor must determine whether any of these preceding instructions are context synchronizing).
Unless otherwise stated, the material in this chapter assumes a uniprocessor environment.
\begin{tabular}{|c|c|c|c|}
\hline Instruction or Event & Required Before & Required After & Notes \\
\hline  & \begin{tabular}{l}
none \\
none \\
none \\
none \\
none \\
none \\
none \\
none \\
CSI \\
ptesync \\
CSI \\
CSI \\
CSI \\
CSI \\
CSI \\
-- \\
CSI \\
CSI \\
CSI \\
CSI \\
CSI \\
CSI \\
none
\end{tabular} & \begin{tabular}{l}
none \\
none \\
none \\
none \\
none \\
none \\
none \\
none \\
CSI \\
CSI \\
CSI \\
CSI \\
CSI \\
CSI \\
CSI \\
-- \\
CSI \\
CSI \\
CSI \\
CSI \\
ptesync \\
CSI \\
\{ptesync, CSI\}
\end{tabular} & \[
\begin{aligned}
& 3,4 \\
& 13 \\
& 13 \\
& 13 \\
& 13 \\
& 2 \\
& 2 \\
& \\
& 11 \\
& 5,7 \\
& 5 \\
& 5 \\
& 6,7
\end{aligned}
\] \\
\hline
\end{tabular}

Table 1: Synchronization requirements for data access
\begin{tabular}{|c|c|c|c|}
\hline Instruction or Event & Required Before & Required After & Notes \\
\hline interrupt & none & none & \\
\hline rfid & none & none & \\
\hline hrfid & none & none & \\
\hline sc & none & none & \\
\hline Trap & none & none & \\
\hline mtmsrd (SF) & none & none & 8 \\
\hline \(\boldsymbol{m t m s r}[\mathbf{d}]\) (EE) & none & none & 1 \\
\hline \(\boldsymbol{m t m s r}[\mathbf{d}]\) (PR) & none & none & 9 \\
\hline \(\boldsymbol{m t m s r}[\mathbf{d}]\) (FP) & none & none & \\
\hline \(\boldsymbol{m t m s r}[\boldsymbol{d}](\mathrm{FE} 0, \mathrm{FE} 1)\) & none & none & \\
\hline \(\boldsymbol{m t m s r}[d]\) (SE, BE) & none & none & \\
\hline \(\boldsymbol{m t m s r [ d ] ~ ( I R ) ~}\) & none & none & 9 \\
\hline \(\boldsymbol{m t m s r}[\mathrm{d}]\) (RI) & none & none & \\
\hline \(m t s r[i n] ~[\) & none & CSI & 9 \\
\hline \(\boldsymbol{m t s p r}\) (DEC) & none & none & 10 \\
\hline mtspr (SDR1) & ptesync & CSI & 3,4 \\
\hline \(\boldsymbol{m t s p r}\) (CTRL) & none & none & \\
\hline \(\boldsymbol{m t s p r}\) (HDEC) & none & none & 10 \\
\hline \(\boldsymbol{m t s p r}\) (RMOR) & none & CSI & 13 \\
\hline \(\boldsymbol{m t s p r}\) (HRMOR) & none & CSI & 9,13 \\
\hline \(\boldsymbol{m t s p r}\) (LPCR) & none & CSI & 13 \\
\hline \(\boldsymbol{m t s p r}\) (LPIDR) & CSI & CSI & 7,12 \\
\hline slbie & none & CSI & \\
\hline slbia & none & CSI & \\
\hline slbmte & none & CSI & 9,11 \\
\hline tlbie & none & CSI & 5,7 \\
\hline tlbiel & none & CSI & 5 \\
\hline tlbia & none & CSI & 5 \\
\hline Store(PTE) & none & \{ptesync, CSI\} & 6,7 \\
\hline
\end{tabular}

Table 2: Synchronization requirements for instruction fetch and/or execution

\section*{Notes:}
1. The effect of changing the EE bit is immediate, even if the \(\boldsymbol{m t m s r}[\boldsymbol{d}]\) instruction is not context synchronizing (i.e., even if \(L=1\) ).
- If an mtmsr \([\boldsymbol{d}]\) instruction sets the EE bit to 0 , neither an External interrupt nor a Decrementer interrupt occurs after the mtmsr[d] is executed.
- If an mtmsr[d] instruction changes the EE bit from 0 to 1 when an External, Decrementer, or higher priority exception exists, the corresponding interrupt occurs immediately after the \(\boldsymbol{m t m s r}[d]\) is executed, and before the next instruction is executed in the program that set EE to 1.
- If a hypervisor executes the mtmsr\([\boldsymbol{d}]\) instruction that sets the EE bit to 0, a Hypervisor Decrementer interrupt does not occur after \(\boldsymbol{m t m s r}[\boldsymbol{d}]\) is executed as long as the processor remains in hypervisor state.
- If the hypervisor executes an mtmsr[d] instruction that changes the EE bit from 0 to 1 when a Hypervisor Decrementer or higher priority exception exists, the corresponding interrupt occurs immediately after the mtmsr[d] instruction is executed, and before the next instruction is executed, provided HDICE is 1 .
2. Synchronization requirements for this instruction are implementation-dependent.
3. SDR1 must not be altered when \(M S R_{D R}=1\) or \(M S R_{I_{R}}=1\); if it is, the results are undefined.
4. A ptesync instruction is required before the mtspr instruction because (a) SDR1 identifies the Page Table and thereby the location of Reference and Change bits, and (b) on some implementations, use of SDR1 to update Reference and Change bits may be independent of translating the virtual address. (For example, an implementation might identify the PTE in which to update the Reference and Change bits in terms of its offset in the Page Table, instead of its real address, and then add the Page Table address from SDR1 to the offset to determine the real address at which to update the bits.) To ensure that Reference and Change bits are updated in the correct Page Table, SDR1 must not be altered until all Reference and Change bit updates associated with address translations that were performed, by the processor executing the mtspr instruction, before the mtspr instruction is executed have been performed with respect to that processor. A ptesync instruction guarantees this synchronization of Reference and Change bit updates, while neither a context synchronizing operation nor the instruction fetching mechanism does so.
5. For data accesses, the context synchronizing instruction before the tlbie, tlbiel, or tlbia instruc-
tion ensures that all preceding instructions that access data storage have completed to a point at which they have reported all exceptions they will cause.

The context synchronizing instruction after the tlbie, tlbiel, or tlbia instruction ensures that storage accesses associated with instructions following the context synchronizing instruction will not use the TLB entry(s) being invalidated.
(If it is necessary to order storage accesses associated with preceding instructions, or Reference and Change bit updates associated with preceding address translations, with respect to subsequent data accesses, a ptesync instruction must also be used, either before or after the tlbie, tlbiel, or tlbia instruction. These effects of the ptesync instruction are described in the last paragraph of Note 8.)
6. The notation "\{ptesync,CSI\}" denotes an instruction sequence. Other instructions may be interleaved with this sequence, but these instructions must appear in the order shown.

No software synchronization is required before the Store instruction because (a) stores are not performed out-of-order and (b) address translations associated with instructions preceding the Store instruction are not performed again after the store has been performed (see Section 5.5). These properties ensure that all address translations associated with instructions preceding the Store instruction will be performed using the old contents of the PTE.

The ptesync instruction after the Store instruction ensures that all searches of the Page Table that are performed after the ptesync instruction completes will use the value stored (or a value stored subsequently). The context synchronizing instruction after the ptesync instruction ensures that any address translations associated with instructions following the context synchronizing instruction that were performed using the old contents of the PTE will be discarded, with the result that these address translations will be performed again and, if there is no corresponding entry in any implementa-tion-specific address translation lookaside information, will use the value stored (or a value stored subsequently).
The ptesync instruction also ensures that all storage accesses associated with instructions preceding the ptesync instruction, and all Reference and Change bit updates associated with additional address translations that were performed, by the processor executing the ptesync instruction, before the ptesync instruction is executed, will be performed with respect to any processor or mechanism, to the extent required by the associated Memory Coherence Required attributes, before any data accesses caused by instructions following
the ptesync instruction are performed with respect to that processor or mechanism.
7. There are additional software synchronization requirements for this instruction in multiprocessor environments (e.g., it may be necessary to invalidate one or more TLB entries on all processors in the multiprocessor system and to be able to determine that the invalidations have completed and that all side effects of the invalidations have taken effect).
Section 5.10 gives examples of using tlbie, Store, and related instructions to maintain the Page Table, in both multiprocessor and uniprocessor environments.

\section*{Programming Note}

In a multiprocessor system, if software locking is used to help ensure that the requirements described in Section 5.10 are satisfied, the Iwsync instruction near the end of the lock acquisition sequence (see Section B.2.1.1 of Book II) may naturally provide the context synchronization that is required before the alteration.
8. The alteration must not cause an implicit branch in effective address space. Thus, when changing MSR \(_{\text {SF }}\) from 1 to 0 , the mtmsrd instruction must have an effective address that is less than \(2^{32}-4\). Furthermore, when changing MSR \({ }_{\text {SF }}\) from 0 to 1 , the mtmsrd instruction must not be at effective address \(2^{32}-4\) (see Section 5.3.2 on page 420).
9. The alteration must not cause an implicit branch in real address space. Thus the real address of the context-altering instruction and of each subsequent instruction, up to and including the next context synchronizing instruction, must be independent of whether the alteration has taken effect.
10. The elapsed time between the contents of the Decrementer or Hypervisor Decrementer becoming negative and the signaling of the corresponding exception is not defined.
11. If an slbmte instruction alters the mapping, or associated attributes, of a currently mapped ESID, the slbmte must be preceded by an slbie (or slbia) instruction that invalidates the existing translation. This applies even if the corresponding entry is no longer in the SLB (the translation may still be in implementation-specific address translation lookaside information). No software synchronization is needed between the slbie and the slbmte, regardless of whether the index of the SLB entry (if any) containing the current translation is the same as the SLB index specified by the slbmte.

No slbie (or slbia) is needed if the slbmte instruction replaces a valid SLB entry with a mapping of a
different ESID (e.g., to satisfy an SLB miss). However, the slbie is needed later if and when the translation that was contained in the replaced SLB entry is to be invalidated.
12. The context synchronizing instruction before the mtspr instruction ensures that the LPIDR is not altered out-of-order. (Out-of-order alteration of the LPIDR could permit the requirements described in Section 5.10.1 to be violated. For the same reason, such a context synchronizing instruction may be needed even if the new LPID value is equal to the old LPID value.)
See also Chapter 2. "Logical Partitioning (LPAR)" on page 397 regarding moving a processor from one partition to another.
13. When the RMOR or HRMOR is modified, or the VC, VRMASD, RMLS, LPES \(_{1}\), or RMI fields of the LPCR are modified, software must invalidate all implementation-specific lookaside information used in address translation that depends on values stored in these registers. All implementations provide a means by which software can do this.

\section*{Appendix A. Assembler Extended Mnemonics}

In order to make assembler language programs simpler to write and easier to understand, a set of extended mnemonics and symbols is provided for certain instruc-
tions. This appendix defines extended mnemonics and symbols related to instructions defined in Book III.

Assemblers should provide the extended mnemonics and symbols listed here, and may provide others.

\section*{A. 1 Move To/From Special Purpose Register Mnemonics}

This section defines extended mnemonics for the \(m t s p r\) and mfspr instructions, including the Special Purpose Registers (SPRs) defined in Book I and certain privileged SPRs, and for the Move From Time Base instruction defined in Book II.

The mtspr and mfspr instructions specify an SPR as a numeric operand; extended mnemonics are provided that represent the SPR in the mnemonic rather than requiring it to be coded as an operand. Similar extended mnemonics are provided for the Move From Time Base instruction, which specifies the portion of the Time Base as a numeric operand.

Note: mftb serves as both a basic and an extended mnemonic. The Assembler will recognize an mftb mnemonic with two operands as the basic form, and an
mftb mnemonic with one operand as the extended form. In the extended form the TBR operand is omitted and assumed to be 268 (the value that corresponds to TB).

\section*{Programming Note}

The extended mnemonics in Table 3 for SPRs associated with the Performance Monitor facility are based on the definitions in Appendix B.

Other versions of Performance Monitor facilities used different sets of SPR numbers (all 32-bit PowerPC processors used a different set, and some early Power ISA processors used yet a different set).

Table 3: Extended mnemonics for moving to/from an SPR

I
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Special Purpose Register} & \multicolumn{2}{|c|}{Move To SPR} & \multicolumn{2}{|c|}{Move From SPR \({ }^{1}\)} \\
\hline & Extended & Equivalent to & Extended & Equivalent to \\
\hline Fixed-Point Exception Register & mtxer Rx & mtspr 1,Rx & mfxer Rx & mfspr Rx, 1 \\
\hline Link Register & \(m \mathrm{tlr} \mathrm{Rx}\) & mtspr 8,Rx & mflr Rx & mfspr Rx, 8 \\
\hline Count Register & mtatr Rx & mtspr 9,Rx & mfatr Rx & mfspr Rx, 9 \\
\hline Data Storage Interrupt Status Register & mtdsisr Rx & mtspr 18,Rx & mfdsisr Rx & mfspr Rx, 18 \\
\hline Data Address Register & mtdar Rx & mtspr 19,Rx & mfdar Rx & mfspr Rx, 19 \\
\hline Decrementer & mtdec Rx & mtspr 22,Rx & mfdec Rx & mfspr Rx,22 \\
\hline Storage Description Register 1 & mtsdr1 Rx & mtspr 25,Rx & mfsdr1 Rx & mfspr Rx,25 \\
\hline Save/Restore Register 0 & mtsrr0 Rx & mtspr 26,Rx & mfsrr0 Rx & mfspr Rx,26 \\
\hline Save/Restore Register 1 & mtsrr1 Rx & mtspr 27,Rx & mfsrr1 Rx & mfspr Rx,27 \\
\hline AMR & mtamr Rx & mtspr 29,Rx & mfamr Rx & mfspr Rx,29 \\
\hline CTRL & mtctrl \(R x\) & mtspr 152,Rx & mfctrl \(R x\) & mfspr Rx, 136 \\
\hline Special Purpose Registers G0 through G3 & mtsprg n, Rx & mtspr 272+n,Rx & mfsprg Rx,n & mfspr Rx,272+n \\
\hline Time Base [Lower] & \(m t t b l\) Rx & mtspr 284,Rx & mftb Rx & \[
\begin{aligned}
& \hline \text { mftb } R x, 268^{1} \\
& \mathrm{mfspr} R x, 268
\end{aligned}
\] \\
\hline Time Base Upper & mttbu Rx & mtspr 285,Rx & mftbu Rx & \[
\begin{aligned}
& \text { mftb Rx,2691} \\
& m f s p r ~ R x, 269
\end{aligned}
\] \\
\hline Time Base Upper 40 & mttbu40 Rx & mtspr 286,Rx & - & - \\
\hline Processor Version Register & - & - & mfpvr Rx & mfspr Rx,287 \\
\hline MMCRA & mtmmcra Rx & mtspr 786,Rx & mfmmcra Rx & mfspr Rx,770 \\
\hline PMC1 & mtpme1 Rx & mtspr 787,Rx & mfpmc1 Rx & mfspr Rx,771 \\
\hline PMC2 & \(m t p m c 2 R x\) & mtspr 788,Rx & mfpmc2 Rx & mfspr Rx,772 \\
\hline PMC3 & mtpme3 Rx & mtspr 789,Rx & mfpmc3 Rx & mfspr Rx,773 \\
\hline PMC4 & mtpme4 Rx & mtspr 790,Rx & mfpmc4 Rx & mfspr Rx,774 \\
\hline PMC5 & \(m t p m c 5\) Rx & mtspr 791,Rx & mfpmc5 Rx & mfspr Rx,775 \\
\hline PMC6 & mtpme6 Rx & mtspr 792,Rx & mfpmc6 Rx & mfspr Rx,776 \\
\hline MMCR0 & mtmmcr0 Rx & mtspr 795,Rx & mfmmcr0 Rx & mfspr Rx,779 \\
\hline MMCR1 & mtmmer1 Rx & mtspr 798,Rx & mfmmcr1 Rx & mfspr Rx,782 \\
\hline PPR & mtppr Rx & mtspr 896, Rx & mfppr Rx & mfspr Rx, 896 \\
\hline Processor Identification Register & - & - & mfpir Rx & mfspr Rx, 1023 \\
\hline
\end{tabular}

1 The mftb instruction is Category: Server.Phased-Out. Assemblers targeting version 2.03 or later of the architecture should generate an mfspr instruction for the mftb and mftbu extended mnemonics; see the corresponding Assembler Note in the mftb instruction description (see Section 4.2.1 of Book II).

\title{
Appendix B. Example Performance Monitor
}

\section*{Note}

This Appendix describes an example implementation of a Performance Monitor. A subset of these requirements are being considered for inclusion in the Architecture as part of Category: Server.Performance Monitor.

A Performance Monitor facility provides a means of collecting information about program and system performance.

The resources (e.g., SPR numbers) that a Performance Monitor facility may use are identified elsewhere in this Book. All other aspects of any Performance Monitor facility are implementation-dependent.
This appendix provides an example of a Performance Monitor facility. It is only an example; implementations may provide all, some, or none of the features described here, or may provide features that are similar to those described here but differ in detail.

\section*{Programming Note}

Because the features provided by a Performance Monitor facility are implementation-dependent, operating systems should provide services that support the useful performance monitoring functions in a generic fashion. Application programs should use these services, and should not depend on the features provided by a particular implementation.

The example Performance Monitor facility consists of the following features (described in detail in subsequent sections).

■ one MSR bit
- PMM (Performance Monitor Mark), which can be used to select one or more programs for monitoring
- SPRs
- PMC1 - PMC6 (Performance Monitor Counter registers 1-6), which count events
- MMCR0, MMCR1, and MMCRA (Monitor Mode Control Registers 0, 1, and A), which control the Performance Monitor facility
- SIAR and SDAR (Sampled Instruction Address Register and Sampled Data Address Register), which contain the address of the "sampled instruction" and of the "sampled data"

■ the Performance Monitor interrupt, which can be caused by monitored conditions and events
The minimal subset of the features that makes the resulting Performance Monitor useful to software consists of MSR PMM , PMC1, PMC2, PMC3, PMC4, MMCRO, MMCR1, and MMCRA and certain bits and fields of these three Monitor Mode Control Registers, and the Performance Monitor Interrupt. These features are identified as the "basic" features below. The remaining features (the remaining SPRs, and the remaining bits and fields in the three Monitor Mode Control Registers) are considered "extensions".

The events that can be counted in the PMCs as well as the code that identifies each event are implementationdependent. The events and codes may vary between PMCs, as well as between implementations. For the programmable PMCs, the event to be counted is selected by specifying the appropriate code in the MMCR "Selector" field for the PMC. Some events may include operations that are performed out-of-order.
Many aspects of the operation of the Performance Monitor are summarized by the following hierarchy, which is described starting at the lowest level.
- A "counter negative condition" exists when the value in a PMC is negative (i.e., when bit 0 of the PMC is 1). A "Time Base transition event" occurs when a selected bit of the Time Base changes from 0 to 1 (the bit is selected by an MMCR field). The term "condition or event" is used as an abbreviation for "counter negative condition or Time Base transition event". A condition or event can be caused implicitly by the processor (e.g., incrementing a PMC) or explicitly by software (mtspr).
- A condition or event is enabled if the corresponding "Enable" bit in an MMCR is 1. The occurrence of an enabled condition or event can have side effects within the Performance Monitor, such as causing the PMCs to cease counting.
- An enabled condition or event causes a Performance Monitor alert if Performance Monitor alerts are enabled by the corresponding "Enable" bit in
an MMCR. A single Performance Monitor alert may reflect multiple enabled conditions and events.
- A Performance Monitor alert causes a Performance Monitor exception.

The exception effects of the Performance Monitor are said to be consistent with the contents of MMCR \(0_{\text {PMAO }}\) if one of the following statements is true. (MMCR0 \({ }_{\text {PMAO }}\) reflects the occurrence of Performance Monitor alerts; see the definition of that bit in Section B.2.2.)
- MMCR \(_{\text {PMAO }}=0\) and a Performance Monitor exception does not exist.
- \(\mathrm{MMCRO}_{\text {PMAO }}=1\) and a Performance Monitor exception exists.

A context synchronizing instruction or event that occurs when MMCR \(0_{\text {PMAO }}=0\) ensures that the exception effects of the Performance Monitor are consistent with the contents of \(M M C R 0_{\text {PMAO }}\).
Even without software synchronization, when the contents of MMCRO \(0_{\text {PMAO }}\) change, the exception effects of the Performance Monitor become consistent with the new contents of MMCROPMAO sufficiently soon that the Performance Monitor facility is useful to software for its intended purposes.
- A Performance Monitor exception causes a Performance Monitor interrupt when \(\mathrm{MSR}_{\mathrm{EE}}=1\).

\section*{Programming Note}

The Performance Monitor can be effectively disabled (i.e., put into a state in which Performance Monitor SPRs are not altered and Performance Monitor interrupts do not occur) by setting MMCR0 to \(0 \times 0000 \_0000 \_8000 \_0000\).

\section*{B. 1 PMM Bit of the Machine State Register}

The Performance Monitor uses MSR bit PMM, which is defined as follows.

\section*{Bit Description}

61 Performance Monitor Mark (PMM)
This bit is a basic feature.
This bit contains the Performance Monitor "mark" (0 or 1).

\section*{Programming Note}

Software can use this bit as a process-specific marker which, in conjunction with \(\mathrm{MMCRO}_{\text {FCM0 }}\) FCM1 (see Section B.2.2), permits events to be counted on a process-specific basis. (The bit is saved by interrupts and restored by rfid.)

Common uses of the PMM bit include the following.
- Count events for a few selected processes. This use requires the following bit settings.
- MSR \(\mathrm{MPM}_{\mathrm{PM}}=1\) for the selected processes, \(M_{\text {M }}\) PMM \(=0\) for all other processes
- \(\mathrm{MMCRO}_{\text {FCMO }}=1\)
- \(\mathrm{MMCRO}_{\mathrm{FCM} 1}=0\)
- Count events for all but a few selected processes. This use requires the following bit settings.
- \(\mathrm{MSR}_{\mathrm{PMM}}=1\) for the selected processes, \(M_{\text {MRMM }}=0\) for all other processes
- \(\mathrm{MMCRO}_{\text {FCMO }}=0\)
- \(\quad \mathrm{MMCRO}_{\mathrm{FCM} 1}=1\)

Notice that for both of these uses a mark value of 1 identifies the "few" processes and a mark value of 0 identifies the remaining "many" processes. Because the PMM bit is set to 0 when an interrupt occurs (see Figure 37 on page 466), interrupt handlers are treated as one of the "many". If it is desired to treat interrupt handlers as one of the "few", the mark value convention just described would be reversed.

\section*{B. 2 Special Purpose Registers}

The Performance Monitor SPRs count events, control the operation of the Performance Monitor, and provide associated information.

The Performance Monitor SPRs can be read and written using the mfspr and mtspr instructions (see Section 4.4.3, "Move To/From System Register Instructions" on page 411). The Performance Monitor SPR numbers are shown in Figure 46. Writing any of the Performance Monitor SPRs is privileged. Reading any of the Performance Monitor SPRs is not privileged (however, the privileged SPR numbers used to write the SPRs can also be used to read them; see the figure).
The elapsed time between the execution of an instruction and the time at which events due to that instruction have been reflected in Performance Monitor SPRs is not defined. No means are provided by which software can ensure that all events due to preceding instructions have been reflected in Performance Monitor SPRs. Similarly, if the events being monitored may be caused by operations that are performed out-of-order, no means are provided by which software can prevent such events due to subsequent instructions from being
reflected in Performance Monitor SPRs. Thus the contents obtained by reading a Performance Monitor SPR may not be precise: it may fail to reflect some events due to instructions that precede the mfspr and may reflect some events due to instructions that follow the mfspr. This lack of precision applies regardless of whether the state of the processor is such that the SPR is subject to change by the processor at the time the \(\boldsymbol{m f s p r}\) is executed. Similarly, if an mtspr instruction is executed that changes the contents of the Time Base, the change is not guaranteed to have taken effect with respect to causing Time Base transition events until after a subsequent context synchronizing instruction has been executed.

If an mtspr instruction is executed that changes the value of a Performance Monitor SPR other than SIAR or SDAR, the change is not guaranteed to have taken effect until after a subsequent context synchronizing instruction has been executed (see Chapter 10. "Synchronization Requirements for Context Alterations" on page 489).

\section*{Programming Note}

Depending on the events being monitored, the contents of Performance Monitor SPRs may be affected by aspects of the runtime environment (e.g., cache contents) that are not directly attributable to the programs being monitored.
\begin{tabular}{|lc|l|l|}
\hline decimal & \begin{tabular}{c} 
SPR \(^{\mathbf{1 , 2}}\) \\
\(\mathbf{s p r}_{5: 9}\) spr \(_{\mathbf{0}: 4}\)
\end{tabular} & \begin{tabular}{l} 
Register \\
Name
\end{tabular} & \begin{tabular}{c} 
Privi- \\
leged
\end{tabular} \\
\hline 770,786 & 11000 n0010 & MMCRA & no,yes \\
771,787 & 11000 n0011 & PMC1 & no,yes \\
772,788 & 11000 n0100 & PMC2 & no,yes \\
773,789 & 11000 n0101 & PMC3 & no,yes \\
774,790 & 11000 n0110 & PMC4 & no,yes \\
775,791 & 11000 n0111 & PMC5 & no,yes \\
776,792 & 11000 n1000 & PMC6 & no,yes \\
& & & \\
779,795 & 11000 n1011 & MMCR0 & no,yes \\
780,796 & 11000 n1100 & SIAR & no,yes \\
781,797 & 11000 n1101 & SDAR & no,yes \\
782,798 & 11000 n1110 & MMCR1 & no,yes \\
\hline 1 & &
\end{tabular}

Note that the order of the two 5-bit halves of
the SPR number is reversed.
For \(\boldsymbol{m t s p r}, \mathrm{n}\) must be 1 . For \(\boldsymbol{m f s p r}\), reading
the SPR is privileged if and only if \(\mathrm{n}=1\).
Figure 46. Performance Monitor SPR encodings for mtspr and mfspr

\section*{B.2.1 Performance Monitor Counter Registers}

The six Performance Monitor Counter registers, PMC1 through PMC6, are 32-bit registers that count events.


Figure 47. Performance Monitor Counter registers
PMC1, PMC2, PMC3, and PMC4 are basic features. PMC5 and PMC6 are not programmable. PMC5 counts instructions completed and PMC6 counts cycles.
Normally each PMC is incremented each processor cycle by the number of times the corresponding event occurred in that cycle. Other modes of incrementing may also be provided (e.g., see the description of MMCR1 bits PMC1HIST and PMCjHIST).
"PMCj" is used as an abbreviation for "PMCi, \(\mathrm{i}>1\) ".

\section*{Programming Note}

PMC5 and PMC6 are defined to facilitate calculating basic performance metrics such as cycles per instruction (CPI).

\section*{Programming Note}

Software can use a PMC to "pace" the collection of Performance Monitor data. For example, if it is desired to collect event counts every n cycles, software can specify that a particular PMC count cycles and set that PMC to 0x8000_0000-n. The events of interest would be counted in other PMCs. The counter negative condition that will occur after n cycles can, with the appropriate setting of MMCR bits, cause counter values to become frozen, cause a Performance Monitor interrupt to occur, etc.

\section*{B.2.2 Monitor Mode Control Register 0}

Monitor Mode Control Register 0 (MMCRO) is a 64 -bit register. This register, along with MMCR1 and

MMCRA, controls the operation of the Performance Monitor.


\section*{Figure 48. Monitor Mode Control Register 0}

MMCRO is a basic feature. Within MMCRO, some of the bits and fields are basic features and some are extensions. The basic bits and fields are identified as such, below.

Some bits of MMCRO are altered by the processor when various events occur, as described below.

The bit definitions of MMCRO are as follows. MMCRO bits that are not implemented are treated as reserved.

\section*{Bit(s) Description}

\section*{0:31 Reserved}

\section*{\(32 \quad\) Freeze Counters (FC)}

This bit is a basic feature.
0 The PMCs are incremented (if permitted by other MMCR bits).
1 The PMCs are not incremented.
The processor sets this bit to 1 when an enabled condition or event occurs and \(M_{M C R} 0_{\text {FCECE }}=1\).
\(33 \quad\) Freeze Counters in Privileged State (FCS)
This bit is a basic feature.
0 The PMCs are incremented (if permitted by other MMCR bits).
1 The PMCs are not incremented if \(\mathrm{MSR}_{\mathrm{HV} \mathrm{PR}}=0 \mathrm{~b} 00\).
34 Freeze Counters in Problem State (FCP)
This bit is a basic feature.
0 The PMCs are incremented (if permitted by other MMCR bits).
1 The PMCs are not incremented if \(M_{\text {MRR }}=1\).

35
Freeze Counters while Mark = 1 (FCM1)
This bit is a basic feature.
0 The PMCs are incremented (if permitted by other MMCR bits).
1 The PMCs are not incremented if \(M_{\text {PMM }}=1\).
\(36 \quad\) Freeze Counters while Mark \(=\mathbf{0}\) (FCMO)
This bit is a basic feature.
0 The PMCs are incremented (if permitted by other MMCR bits).
1 The PMCs are not incremented if \(\mathrm{MSR}_{\text {PMM }}=0\).
37 Performance Monitor Alert Enable (PMAE)

This bit is a basic feature.
0 Performance Monitor alerts are disabled.
1 Performance Monitor alerts are enabled until a Performance Monitor alert occurs, at which time:
- MMCR \(0_{\text {PMAE }}\) is set to 0
- MMCRO \(0_{\text {PMAO }}\) is set to 1

\section*{Programming Note}

Software can set this bit and MMCRO \(_{\text {PMAO }}\) to 0 to prevent Performance Monitor interrupts.

Software can set this bit to 1 and then poll the bit to determine whether an enabled condition or event has occurred. This is especially useful for software that runs with \(\mathrm{MSR}_{\mathrm{EE}}=0\).
In earlier versions of the architecture that lacked the concept of Performance Monitor alerts, this bit was called Performance Monitor Exception Enable (PMXE).

\section*{Freeze Counters on Enabled Condition or} Event (FCECE)
0 The PMCs are incremented (if permitted by other MMCR bits).
1 The PMCs are incremented (if permitted by other MMCR bits) until an enabled condition or event occurs when MMCR0 TRIGGER \(=0\), at which time:
- MMCRO \(0_{\text {FC }}\) is set to 1

If the enabled condition or event occurs when MMCR0 \(0_{\text {TRIGGER }}=1\), the FCECE bit is treated as if it were 0 .

\section*{Time Base Selector (TBSEL)}

This field selects the Time Base bit that can cause a Time Base transition event (the event occurs when the selected bit changes from 0 to 1).

00 Time Base bit 63 is selected.
01 Time Base bit 55 is selected.
10 Time Base bit 51 is selected.
11 Time Base bit 47 is selected.

\section*{Programming Note}

Time Base transition events can be used to collect information about processor activity, as revealed by event counts in PMCs and by addresses in SIAR and SDAR, at periodic intervals.

In multiprocessor systems in which the Time Base registers are synchronized among the processors, Time Base transition events can be used to correlate the Performance Monitor data obtained by the several processors. For this use, software must specify the same TBSEL value for all the processors in the system.

Because the frequency of the Time Base is implementation-dependent, software should invoke a system service program to obtain the frequency before choosing a value for TBSEL.

Time Base Event Enable (TBEE)
0 Time Base transition events are disabled.
1 Time Base transition events are enabled.

\section*{PMC1 Condition Enable (PMC1CE)}

This bit controls whether counter negative conditions due to a negative value in PMC1 are enabled.

0 Counter negative conditions for PMC1 are disabled.
1 Counter negative conditions for PMC1 are enabled.

\section*{PMCj Condition Enable (PMCjCE)}

This bit controls whether counter negative conditions due to a negative value in any PMCj (i.e., in any PMC except PMC1) are enabled.
0 Counter negative conditions for all PMCjs are disabled.
1 Counter negative conditions for all PMCjs are enabled.

Trigger (TRIGGER)
0 The PMCs are incremented (if permitted by other MMCR bits).
1 PMC1 is incremented (if permitted by other MMCR bits). The PMCjs are not incremented until PMC1 is negative or an enabled condition or event occurs, at which time:
■ the PMCjs resume incrementing (if permitted by other MMCR bits)
- MMCR0 \(0_{\text {TRIGGER }}\) is set to 0

See the description of the FCECE bit, above, regarding the interaction between TRIGGER and FCECE.

\section*{Programming Note \\ Uses of TRIGGER include the following.}

■ Resume counting in the PMCjs when PMC1 becomes negative, without causing a Performance Monitor interrupt. Then freeze all PMCs (and optionally cause a Performance Monitor interrupt) when a PMCj becomes negative. The PMCjs then reflect the events that occurred between the time PMC1 became negative and the time a PMCj becomes negative. This use requires the following MMCRO bit settings.
- TRIGGER=1
- PMC1CE=0
- \(\quad \mathrm{PMCjCE}=1\)
- TBEE=0
- FCECE=1
- PMAE=1 (if a Performance Monitor interrupt is desired)
- Resume counting in the PMCjs when PMC1 becomes negative, and cause a Performance Monitor interrupt without freezing any PMCs. The PMCjs then reflect the events that occurred between the time PMC1 became negative and the time the interrupt handler reads them. This use requires the following MMCRO bit settings.
- TRIGGER=1
- PMC1CE=1
- TBEE=0
- FCECE=0
- \(\quad\) PMAE=1

Setting is implementation-dependent.
Reserved
Performance Monitor Alert Occurred (PMAO)

This bit is a basic feature.
0 A Performance Monitor alert has not occurred since the last time software set this bit to 0 .
1 A Performance Monitor alert has occurred since the last time software set this bit to 0.

This bit is set to 1 by the processor when a Performance Monitor alert occurs. This bit can be set to 0 only by the mtspr instruction.

\section*{Programming Note}

Software can set this bit to 1 to simulate the occurrence of a Performance Monitor alert.

Software should set this bit to 0 after handling the Performance Monitor alert.

57 Setting is implementation-dependent.
58 Freeze Counters 1-4 (FC1-4)
0 PMC1 - PMC4 are incremented (if permitted by other MMCR bits).
1 PMC1-PMC4 are not incremented.
Freeze Counters 5-6 (FC5-6)
0 PMC5-PMC6 are incremented (if permitted by other MMCR bits).
1 PMC5 - PMC6 are not incremented.
60:61 Reserved
62 Freeze Counters in Wait State (FCWAIT)
This bit is a basic feature.
0 The PMCs are incremented (if permitted by other MMCR bits).
1 The PMCs are not incremented if CTRL \(_{31}=0\). Software is expected to set CTRL \(_{31}=0\) when it is in a "wait state", i.e, when there is no process ready to run.

Only Branch Unit type of events do not increment if \(C T R L_{31}=0\). Other units continue to count.
\(63 \quad\) Freeze Counters in Hypervisor State (FCH)
This bit is a basic feature.
0 The PMCs are incremented (if permitted by other MMCR bits).
1 The PMCs are not incremented if \(M_{\text {M }}^{H V}\) PR \(=0 b 10\).

\section*{B.2.3 Monitor Mode Control Register 1}

Monitor Mode Control Register 1 (MMCR1) is a 64-bit register. This register, along with MMCR0 and MMCRA, controls the operation of the Performance Monitor.


Figure 49. Monitor Mode Control Register 1
MMCR1 is a basic feature. Within MMCR1, some of the bits and fields are basic features and some are extensions. The basic bits and fields are identified as such, below.

Some bits of MMCR1 are altered by the processor when various events occur, as described below.
The bit definitions of MMCR1 are as follows. MMCR1 bits that are not implemented are treated as reserved.

\section*{Bit(s) Description}

0:31 Implementation-Dependent Use
These bits have implementation-dependent uses (e.g., extended event selection).

32:39 PMC1 Selector (PMC3SEL)
40:47 PMC2 Selector (PMC4SEL)
48:55 PMC3 Selector (PMC5SEL)
56:63 PMC4 Selector (PMC6SEL)
Each of these fields contains a code that identifies the event to be counted by PMCs 1 through 4 respectively.
PMC Selectors are basic features.

\section*{Compatibility Note}

In versions of the architecture that precede Version 2.02 the PMC Selector Fields were six bits long, and were split between MMCR0 and MMCR1. PMC1-8 were all programmable.
If more programmable PMCs are implemented in the future, additional MMCRs may be defined to cover the additional selectors.

\section*{B.2.4 Monitor Mode Control Register A}

Monitor Mode Control Register A (MMCRA) is a 64-bit register. This register, along with MMCR0 and MMCR1, controls the operation of the Performance Monitor.


\section*{Figure 50. Monitor Mode Control Register A}

MMCRA is a basic feature. Within MMCRA, some of the bits and fields are basic features and some are extensions. The basic bits and fields are identified as such, below.

Some bits of MMCRA are altered by the processor when various events occur, as described below.

The bit definitions of MMCRA are as follows. MMCRA bits that are not implemented are treated as reserved.
Bit(s) Description
0:31 Reserved

\section*{32 Contents of SIAR and SDAR Are Related (CSSR)}

Set to 1 by the processor if the contents of SIAR and SDAR are associated with the same instruction; otherwise set to 0 .
Setting is implementation-dependent.
Sampled MSR \(_{H V}\) (SAMPHV)
Value of \(\mathrm{MSR}_{H V}\) when the Performance Monitor Alert occurred.

Sampled MSR \(_{\text {PR }}\) (SAMPPR)
Value of \(M S R_{P R}\) when the Performance Monitor Alert occurred.

37:47 Setting is implementation-dependent.
48:53 Threshold (THRESHOLD)
This field contains a "threshold value", which is a value such that only events that exceed the value are counted. The events to which a threshold value can apply are implementationdependent, as are the dimension of the threshold (e.g., duration in cycles) and the granularity with which the threshold value is interpreted.

\section*{Programming Note}

By varying the threshold value, software can obtain a profile of the characteristics of the events subject to the threshold. For example, if PMC1 counts the number of cache misses for which the duration exceeds the threshold value, then software can obtain the distribution of cache miss durations for a given program by monitoring the program repeatedly using a different threshold value each time.

54:59 Reserved for implementation-specific use.
Reserved
63 Setting is implementation-dependent.

\section*{B.2.5 Sampled Instruction Address Register}

The Sampled Instruction Address Register (SIAR) is a 64 -bit register. It contains the address of the "sampled instruction" when a Performance Monitor alert occurs.


Figure 51. Sampled Instruction Address Register
When a Performance Monitor alert occurs, SIAR is set to the effective address of an instruction that was being executed, possibly out-of-order, at or around the time
that the Performance Monitor alert occurred. This instruction is called the "sampled instruction".
The contents of SIAR may be altered by the processor if and only if MMCRO \(0_{\text {PMAE }}=1\). Thus after the Performance Monitor alert occurs, the contents of SIAR are not altered by the processor until software sets \(\mathrm{MMCRO}_{\text {PMAE }}\) to 1 . After software sets MMCR0 \(0_{\text {PMAE }}\) to 1, the contents of SIAR are undefined until the next Performance Monitor alert occurs.

See Section B. 4 regarding the effects of the Trace facility on SIAR.

\section*{Programming Note}

If the Performance Monitor alert causes a Performance Monitor interrupt, the value of MSR HV PR that was in effect when the sampled instruction was being executed is reported in MMCRA.

\section*{B.2.6 Sampled Data Address Register}

The Sampled Data Address Register (SDAR) is a 64-bit register. It contains the address of the "sampled data" when a Performance Monitor alert occurs.


\section*{Figure 52. Sampled Data Address Register}

When a Performance Monitor alert occurs, SDAR is set to the effective address of the storage operand of an instruction that was being executed, possibly out-oforder, at or around the time that the Performance Monitor alert occurred. This storage operand is called the "sampled data". The sampled data may be, but need not be, the storage operand (if any) of the sampled instruction (see Section B.2.5).
The contents of SDAR may be altered by the processor if and only if \(M M C R 0_{\text {PMAE }}=1\). Thus after the Performance Monitor alert occurs, the contents of SDAR are not altered by the processor until software sets MMCR0 \(0_{\text {PMAE }}\) to 1 . After software sets MMCR0 \(0_{\text {PMAE }}\) to 1, the contents of SDAR are undefined until the next Performance Monitor alert occurs.

See Section B. 4 regarding the effects of the Trace facility on SDAR.

\section*{Programming Note}

If the Performance Monitor alert causes a Performance Monitor interrupt, MMCRA indicates whether the sampled data is the storage operand of the sampled instruction.

\section*{B. 3 Performance Monitor Interrupt}

The Performance Monitor interrupt is a system caused interrupt (Section 6.4). It is masked by \(\mathrm{MSR}_{\text {EE }}\) in the same manner that External and Decrementer interrupts are.

The Performance Monitor interrupt is a basic feature.
A Performance Monitor interrupt occurs when no higher priority exception exists, a Performance Monitor exception exists, and \(M S R_{E E}=1\).

If multiple Performance Monitor exceptions occur before the first causes a Performance Monitor interrupt, the interrupt reflects the most recent Performance Monitor exception and the preceding Performance Monitor exceptions are lost.

The following registers are set:
SRRO Set to the effective address of the instruction that the processor would have attempted to execute next if no interrupt conditions were present.

\section*{SRR1}

33:36 and 42:47
Implementation-specific.
Others Loaded from the MSR.

MSR See Figure 37 on page 466.
SIAR Set to the effective address of the "sampled instruction" (see Section B.2.5).
SDAR Set to the effective address of the "sampled data" (see Section B.2.6).

\section*{Execution resumes at effective address} 0x0000_0000_0000_0F00.

In general, statements about External and Decrementer interrupts elsewhere in this Book apply also to the Performance Monitor interrupt; for example, if a Performance Monitor exception exists when an mtmsrd[d] instruction is executed that changes \(\mathrm{MSR}_{\mathrm{EE}}\) from 0 to 1, the Performance Monitor interrupt will occur before the next instruction is executed (if no higher priority exception exists).
The priority of the Performance Monitor exception is equal to that of the External, Decrementer, and Hypervisor Decrementer exceptions (i.e., the processor may generate any one of the four interrupts for which an exception exists) (see Section 6.7.2, "Ordered Exceptions" on page 478 and Section 6.8, "Interrupt Priorities" on page 479).

\section*{B. 4 Interaction with the Trace Facility}

If the Trace facility includes setting SIAR and SDAR (see Appendix C, "Example Trace Extensions" on page 503), and tracing is active \(\left(\mathrm{MSR}_{S E}=1\right.\) or \(M_{S R}=1\) ), the contents of SIAR and SDAR as used by the Performance Monitor facility are undefined and may change even when \(\mathrm{MMCR} 0_{\text {PMAE }}=0\).

\section*{Programming Note}

A potential combined use of the Trace and Performance Monitor facilities is to trace the control flow of a program and simultaneously count events for that program.

\section*{Appendix C. Example Trace Extensions}

\section*{Note}

This Appendix describes an example implementation of Trace Extensions. A subset of these requirements are being considered for inclusion in the Architecture as part of Category: Trace.

This appendix provides an example of extensions that may be added to the Trace facility described in Section 6.5.14, "Trace Interrupt [Category: Trace]" on page 473. It is only an example; implementations may provide all, some, or none of the features described here, or may provide features that are similar to those described here but differ in detail.

The extensions consist of the following features (described in detail below).
■ use of MSR SE \(B E=0 b 11\) to specify new causes of \(^{\text {■ }}\) Trace interrupts

■ specification of how certain SRR1 bits are set when a Trace interrupt occurs

■ setting of SIAR and SDAR (see Appendix B, "Example Performance Monitor" on page 495) when a Trace interrupt occurs

\section*{MSR \(_{\text {SE BE }}=0 \mathrm{~b} 11\)}

If \(M_{S E} R_{S E}=0 b 11\), the processor generates a Trace exception under the conditions described in Section 6.5.14 for MSR SE BE \(=0 \mathrm{~b} 01\), and also after successfully completing the execution of any instruction that would cause at least one of SRR1 bits 33:36, 42, and 44:46 to be set to 1 (see below) if the instruction were executed when MSR SE \(B E=0 \mathrm{~b} 10\).

This overrides the implicit statement in Section 6.5.14 that the effects of \(M S R_{S E} B E=0 b 11\) are the same as those of \(\mathrm{MSR}_{\text {SE }} \mathrm{BE}=0 \mathrm{~b} 10\).

\section*{SRR1}

When a Trace interrupt occurs, the SRR1 bits that are not loaded from the MSR are set as follows instead of as described in Section 6.5.14.

33 Set to 1 if the traced instruction is icbi; otherwise set to 0 .

Set to 1 if the traced instruction is dcbt, dcbtst, dcbz, dcbst, dcbflП; otherwise set to 0 .
35 Set to 1 if the traced instruction is a Load instruction or eciwx; may be set to 1 if the traced instruction is icbi, dcbt, dcbtst, dcbst, dcbf[]; otherwise set to 0 .
36 Set to 1 if the traced instruction is a Store instruction, dcbz, or ecowx; otherwise set to 0 .
42 Set to 1 if the traced instruction is Iswx or \(\boldsymbol{s t s w x}\); otherwise set to 0 .
Implementation-dependent.
44 Set to 1 if the traced instruction is a Branch instruction and the branch is taken; otherwise set to 0 .
45 Set to 1 if the traced instruction is eciwx or ecowx; otherwise set to 0 .
46 Set to 1 if the traced instruction is Iwarx, Idarx, stwcx., or stdcx.; otherwise set to 0 .

\section*{SIAR and SDAR}

If the Performance Monitor facility is implemented and includes SIAR and SDAR (see Appendix B), the following additional registers are set when a Trace interrupt occurs:

SIAR Set to the effective address of the traced instruction.

SDAR Set to the effective address of the storage operand (if any) of the traced instruction; otherwise undefined.

If the state of the Performance Monitor is such that the Performance Monitor may be altering these registers (i.e., if \(M M C R 0_{\text {PMAE }}=1\) ), the contents of SIAR and SDAR as used by the Trace facility are undefined and may change even when no Trace interrupt occurs.

\section*{Appendix D. Interpretation of the DSISR as Set by an Alignment Interrupt}

For most causes of Alignment interrupt, the interrupt handler will emulate the interrupting instruction. To do this, it needs the following characteristics of the interrupting instruction:
```

Load or store
Length (halfword, word, doubleword)
String, multiple, or elementary
Fixed-point or floating-point
Update or non-update
Byte reverse or not
Is it dcbz?

```

The Power ISA optionally provides this information by setting bits in the DSISR that identify the interrupting instruction type. It is not necessary for the interrupt handler to load the interrupting instruction from storage. The mapping is unique except for a few exceptions that are discussed below. The near-uniqueness depends on the fact that many instructions, such as the fixed- and floating-point arithmetic instructions and the one-byte loads and stores, cannot cause an Alignment interrupt.

See Section 6.5.8 for a description of how the opcode and extended opcode are mapped to a DSISR value for an X-, D-, or DS-form instruction that causes an Alignment interrupt.

The table on the next page shows the inverse mapping: how the DSISR bits identify the interrupting instruction. The following notes are cited in the table.
1. The instructions Iwz and Iwarx give the same DSISR bits (all zero). But if Iwarx causes an Alignment interrupt, it should not be emulated. It is adequate for the Alignment interrupt handler simply to treat the instruction as if it were Iwz. The emulator must use the address in the DAR, rather than compute it from RA/RB/D, because Iwz and Iwarx have different instruction formats.

If opcode 0 ("lllegal or Reserved") can cause an Alignment interrupt, it will be indistinguishable to the interrupt handler from Iwarx and Iwz.
2. These are distinguished by DSISR bits 44:45, which are not shown in the table.

The interrupt handler has no need to distinguish between an \(X\)-form instruction and the corresponding D- or DS-form instruction if one exists, and vice versa.

Therefore two such instructions may yield the same DSISR value (all 32 bits). For example, stw and stwx may both yield either the DSISR value shown in the following table for \(\boldsymbol{s t w}\), or that shown for \(\boldsymbol{s t w x}\).
\begin{tabular}{|c|c|c|c|}
\hline \[
\begin{aligned}
& \text { If DSISR } \\
& \text { 47:53 is: }
\end{aligned}
\] & then it is either Xform opcode: & Or D/ DSform opcode: & so the instruction is: \\
\hline 0000000 & 00000xxx00 & x00000 & Iwarx,lwz,reserved(1) \\
\hline 0000001 & 00010xxx00 & x00010 & Idarx \\
\hline 0000010 & 00100xxx00 & x00100 & stw \\
\hline 0000011 & 00110xxx00 & \(\times 00110\) & - \\
\hline 0000100 & 01000xxx00 & \(\times 01000\) & Ihz \\
\hline 0000101 & 01010xxx00 & x01010 & Ina \\
\hline 0000110 & 01100xxx00 & x01100 & sth \\
\hline 0000111 & 01110xxx00 & x01110 & Imw \\
\hline 0001000 & 10000xxx00 & x10000 & Ifs \\
\hline 0001001 & 10010xxx00 & x10010 & Ifd \\
\hline 0001010 & 10100xxx00 & x10100 & stfs \\
\hline 0001011 & 10110xxx00 & x10110 & stfd \\
\hline 0001100 & 11000xxx00 & x11000 & \\
\hline 0001101 & 11010xxx00 & x11010 & Id, Idu, Ima (2) \\
\hline 0001110 & 11100xxx00 & x11100 & \\
\hline 0001111 & 11110xxx00 & x11110 & std, stdu (2) \\
\hline 0010000 & 00001xxx00 & x00001 & Iwzu \\
\hline 0010001 & 00011xxx00 & x00011 & \\
\hline 0010010 & 00101xxx00 & x00101 & stwu \\
\hline 0010011 & 00111xxx00 & x00111 & \\
\hline 0010100 & 01001xxx00 & x01001 & Ihzu \\
\hline 0010101 & 01011xxx00 & \(\times 01011\) & Ihau \\
\hline 0010110 & 01101xxx00 & x01101 & sthu \\
\hline 0010111 & 01111xxx00 & \(\times 01111\) & stmw \\
\hline 0011000 & 10001xxx00 & x10001 & Ifsu \\
\hline 0011001 & 10011xxx00 & x10011 & Ifdu \\
\hline 0011010 & 10101xxx00 & x10101 & stfsu \\
\hline 0011011 & 10111xxx00 & x10111 & stfdu \\
\hline 0011100 & 11001xxx00 & x11001 & - \\
\hline 0011101 & 11011xxx00 & x11011 & - \\
\hline 0011110 & 11101xxx00 & x11101 & - \\
\hline 0011111 & 11111xxx00 & x11111 & - \\
\hline 0100000 & 00000xxx01 & & Idx \\
\hline 0100001 & 00010xxx01 & & - \\
\hline 0100010 & 00100xxx01 & & stdx \\
\hline 0100011 & 00110xxx01 & & - \\
\hline 0100100 & 01000xxx01 & & I \\
\hline 0100101 & 01010xxx01 & & Iwax \\
\hline 0100110 & 01100xxx01 & & - \\
\hline 0100111 & 01110xxx01 & & - \\
\hline 0101000 & 10000xxx01 & & Iswx \\
\hline 0101001 & 10010xxx01 & & Iswi \\
\hline 0101010 & 10100xxx01 & & stswx \\
\hline 0101011 & 10110xxx01 & & stswi \\
\hline 0101100 & 11000xxx01 & & - \\
\hline 0101101 & 11010xxx01 & & - \\
\hline 0101110 & 11100xxx01 & & - \\
\hline 0101111 & 11110xxx01 & & - \\
\hline 0110000 & 00001xxx01 & & Idux \\
\hline 0110001 & 00011xxx01 & & \\
\hline 0110010 & 00101xxx01 & & stdux \\
\hline 0110011 & 00111xxx01 & & - \\
\hline 0110100 & 01001xxx01 & & - \\
\hline 0110101 & 01011xxx01 & & Iwaux \\
\hline 0110110 & 01101xxx01 & & - \\
\hline 0110111 & 01111xxx01 & & - \\
\hline 0111000 & 10001xxx01 & & - \\
\hline 0111001 & 10011xxx01 & & - \\
\hline 0111010 & 10101xxx01 & & - \\
\hline 0111011 & 10111xxx01 & & - \\
\hline 0111100 & 11001xxx01 & & - \\
\hline 0111101 & 11011xxx01 & & - \\
\hline 0111110 & 11101xxx01 & & - \\
\hline 0111111 & 11111xxx01 & & - \\
\hline 1000000 & 00000xxx10 & & - \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline \[
\begin{aligned}
& \text { If DSISR } \\
& \text { 47:53 is: }
\end{aligned}
\] & then it is either Xform opcode: & or D/ DSform opcode: & so the instruction is: \\
\hline 1000001 & 00010xxx10 & & - \\
\hline 1000010 & 00100xxx10 & & stwcx. \\
\hline 1000011 & 00110xxx10 & & stdcx. \\
\hline 1000100 & 01000xxx10 & & \\
\hline 1000101 & 01010xxx10 & & - \\
\hline 1000110 & 01100xxx10 & & - \\
\hline 1000111 & 01110xxx10 & & \\
\hline 1001000 & 10000xxx10 & & Iwbrx \\
\hline 1001001 & 10010xxx10 & & \\
\hline 1001010 & 10100xxx10 & & stwbrx \\
\hline 1001011 & 10110xxx10 & & \\
\hline 1001100 & 11000xxx10 & & Ihbrx \\
\hline 1001101 & 11010xxx10 & & \\
\hline 1001110 & 11100xxx10 & & sthbrx \\
\hline 1001111 & 11110xxx10 & & \\
\hline 1010000 & 00001xxx10 & & - \\
\hline 1010001 & 00011xxx10 & & - \\
\hline 1010010 & 00101xxx10 & & - \\
\hline 1010011 & 00111xxx10 & & - \\
\hline 1010100 & 01001xxx10 & & eciwx \\
\hline 1010101 & 01011xxx10 & & - \\
\hline 1010110 & 01101xxx10 & & ecowx \\
\hline 1010111 & 01111xxx10 & & \\
\hline 1011000 & 10001xxx10 & & - \\
\hline 1011001 & 10011xxx10 & & - \\
\hline 1011010 & 10101xxx10 & & - \\
\hline 1011011 & 10111xxx10 & & - \\
\hline 1011100 & 11001xxx10 & & - \\
\hline 1011101 & 11011xxx10 & & - \\
\hline 1011110 & 11101xxx10 & & \\
\hline 1011111 & 11111xxx10 & & dcbz \\
\hline 1100000 & 00000xxx11 & & Iwzx \\
\hline 1100001 & 00010xxx11 & & - \\
\hline 1100010 & 00100xxx11 & & stwx \\
\hline 1100011 & 00110xxx11 & & - \\
\hline 1100100 & 01000xxx11 & & Ihzx \\
\hline 1100101 & 01010xxx11 & & Ihax \\
\hline 1100110 & 01100xxx11 & & sthx \\
\hline 1100111 & 01110xxx11 & & \\
\hline 1101000 & 10000xxx11 & & Ifsx \\
\hline 1101001 & 10010xxx11 & & Ifdx \\
\hline 1101010 & 10100xxx11 & & stfsx \\
\hline 1101011 & 10110xxx11 & & stfdx \\
\hline 1101100 & 11000xxx11 & & - \\
\hline 1101101 & 11010xxx11 & & - \\
\hline 1101110 & 11100xxx11 & & \\
\hline 1101111 & 11110xxx11 & & stfiwx \\
\hline 1110000 & 00001xxx11 & & Iwzux \\
\hline 1110001 & 00011xxx11 & & \\
\hline 1110010 & 00101xxx11 & & stwux \\
\hline 1110011 & 00111xxx11 & & \\
\hline 1110100 & 01001xxx11 & & Ihzux \\
\hline 1110101 & 01011xxx11 & & Ihaux \\
\hline 1110110 & 01101xxx11 & & sthux \\
\hline 1110111 & 01111xxx11 & & \\
\hline 1111000 & 10001xxx11 & & Ifsux \\
\hline 1111001 & 10011xxx11 & & Ifdux \\
\hline 1111010 & 10101xxx11 & & stfsux \\
\hline 1111011 & 10111xxx11 & & stfdux \\
\hline 1111100 & 11001xxx11 & & - \\
\hline 1111101 & 11011xxx11 & & - \\
\hline 1111110 & 11101xxx11 & & - \\
\hline 1111111 & 11111xxx11 & & - \\
\hline
\end{tabular}

\section*{Book III-E:}

\section*{Power ISA Operating Environment Architecture - Embedded Environment}

\section*{Chapter 1. Introduction}
1.1 Overview......................... . . . 509
1.2 32-Bit Implementations . . . . . . . . . 509
1.3 Document Conventions ......... 509
1.3.1 Definitions and Notation . . . . . . 509
1.3.2 Reserved Fields. . . . . . . . . . . . . . 510
1.4 General Systems Overview ..... 510
1.5 Exceptions. . . . . . . . . . . . . . . . . . . 510
1.6 Synchronization . . . . . . . . . . . . . . 511
1.6.1 Context Synchronization . . . . . . 511
1.6.2 Execution Synchronization. . . . . 511

\subsection*{1.1 Overview}

Chapter 1 of Book I describes computation modes, document conventions, a general systems overview, instruction formats, and storage addressing. This chapter augments that description as necessary for the Power ISA Operating Environment Architecture.

\subsection*{1.2 32-Bit Implementations}

Though the specifications in this document assume a 64-bit implementation, 32-bit implementations are permitted as described in Appendix C, "Guidelines for 64-bit Implementations in 32-bit Mode and 32-bit Implementations" on page 637.

\subsection*{1.3 Document Conventions}

The notation and terminology used in Book I apply to this Book also, with the following substitutions.
■ For "system alignment error handler" substitute "Alignment interrupt".
■ For "system auxiliary processor enabled exception error handler" substitute "Auxiliary Processor Enabled Exception type Program interrupt",

■ For "system data storage error handler" substitute "Data Storage interrupt" or Data TLB Error interrupt" as appropriate.
■ For "system error handler" substitute "interrupt".
- For "system floating-point enabled exception error handler" substitute "Floating-Point Enabled Exception type Program interrupt".
■ For "system illegal instruction error handler" substitute "Illegal Instruction exception type Program
interrupt" or "Unimplemented Operation exception type Program interrupt", as appropriate.
■ For "system instruction storage error handler" substitute "Instruction Storage interrupt" or "Instruction TLB Error", as appropriate.
■ For "system privileged instruction error handler" substitute "Privileged Instruction exception type Program interrupt".
■ For "system service program" substitute "System Call interrupt".

■ For "system trap handler" substitute "Trap type Program interrupt".

\subsection*{1.3.1 Definitions and Notation}

The definitions and notation given in Book I are augmented by the following.
- real page

A unit of real storage that is aligned at a boundary that is a multiple of its size. The real page size may range from 1 KB to 1 TB .
- context of a program

The processor state (e.g., privilege and relocation) in which the program executes. The context is controlled by the contents of certain System Registers, such as the MSR, of certain lookaside buffers, such as the TLB, and of other resources.
- exception

An error, unusual condition, or external signal, that may set a status bit and may or may not cause an interrupt, depending upon whether the corresponding interrupt is enabled.

■ interrupt
The act of changing the machine state in response to an exception, as described in Chapter 5. "Interrupts and Exceptions" on page 563.
- trap interrupt

An interrupt that results from execution of a Trap instruction.
■ Additional exceptions to the rule that the processor obeys the sequential execution model, beyond those described in the section entitled "Instruction Fetching" in Book I, are the following.
- A System Reset or Machine Check interrupt may occur. The determination of whether an instruction is required by the sequential execution model is not affected by the potential occurrence of a System Reset or Machine Check interrupt. (The determination is affected by the potential occurrence of any other kind of interrupt.)
- A context-altering instruction is executed (Chapter 10. "Synchronization Requirements for Context Alterations" on page 625). The context alteration need not take effect until the required subsequent synchronizing operation has occurred.
- hardware

Any combination of hard-wired implementation, emulation assist, or interrupt for software assistance. In the last case, the interrupt may be to an architected location or to an implementationdependent location. Any use of emulation assists or interrupts to implement the architecture is imple-mentation-dependent.
■ / I I/, I/I, ... denotes a field that is reserved in an instruction, in a register, or in an architected storage table.
■ ?, ??, ???, ... denotes a field that is implementa-tion-dependent in an instruction, in a register, or in an architected storage table.

\subsection*{1.3.2 Reserved Fields}

Some fields of certain architected registers may be written to automatically by the processor, e.g., Reserved bits in System Registers. When the processor writes to such a register, the following rules are obeyed.
■ Unless otherwise stated, no defined field other than the one(s) the processor is specifically updating are modified.

■ Contents of reserved fields are either preserved by the processor or written as zero.
The reader should be aware that reading and writing of some of these registers (e.g., the MSR) can occur as a side effect of processing an interrupt and of returning from an interrupt, as well as when requested explicitly by the appropriate instruction (e.g., mtmsr instruction).

\subsection*{1.4 General Systems Overview}

The processor or processor unit contains the sequencing and processing controls for instruction fetch, instruction execution, and interrupt action. Most implementations also contain data and instruction caches. Instructions that the processing unit can execute fall into the following classes:
■ instructions executed in the Branch Processor
- instructions executed in the Fixed-Point Processor
- instructions executed in the Floating-Point Processor
- instructions executed in the Vector Processor
- instructions executed in an Auxiliary Processor
- other instructions executed by the processor

Almost all instructions executed in the Branch Processor, Fixed-Point Processor, Floating-Point Processor, and Vector Processor are nonprivileged and are described in Book I. Book I may describe additional nonprivileged instructions (e.g., Book II describes some nonprivileged instructions for cache management). Instructions executed in an Auxiliary Processor are implementation-dependent. Instructions related to the supervisor mode, control of processor resources, control of the storage hierarchy, and all other privileged instructions are described here or are implementationdependent.

\subsection*{1.5 Exceptions}

The following augments the exceptions defined in Book I that can be caused directly by the execution of an instruction:
- the execution of a floating-point instruction when \(M_{F R}=0\) (Floating-Point Unavailable interrupt)
- execution of an instruction that causes a debug event (Debug interrupt).
- the execution of an auxiliary processor instruction when the auxiliary processor instruction is unavailable (Auxiliary Processor Unavailable interrupt)
■ the execution of a Vector, SPE, or Embedded Floating-Point instruction when \(\mathrm{MSR}_{\text {SPV }}=0\) (SPE/ Embedded Floating-Point/Vector Unavailable interrupt)

\subsection*{1.6 Synchronization}

The synchronization described in this section refers to the state of the processor that is performing the synchronization.

\subsection*{1.6.1 Context Synchronization}

An instruction or event is context synchronizing if it satisfies the requirements listed below. Such instructions and events are collectively called context synchronizing operations. The context synchronizing operations include the isync instruction, the System Linkage instructions, the mtmsr instruction, and most interrupts (see Section 5.1).
1. The operation causes instruction dispatching (the issuance of instructions by the instruction fetching mechanism to any instruction execution mechanism) to be halted.
2. The operation is not initiated or, in the case of \(\boldsymbol{d} \boldsymbol{n h}\) [Category: Embedded.Enhanced Debug], isync and wait [Category: Wait], does not complete, until all instructions that precede the operation have completed to a point at which they have reported all exceptions they will cause.
3. The operation ensures that the instructions that precede the operation will complete execution in the context (privilege, relocation, storage protection, etc.) in which they were initiated.
4. If the operation directly causes an interrupt (e.g., \(\boldsymbol{s c}\) directly causes a System Call interrupt) or is an interrupt, the operation is not initiated until no exception exists having higher priority than the exception associated with the interrupt (see Section 5.9, "Exception Priorities" on page 591).
5. The operation ensures that the instructions that follow the operation will be fetched and executed in the context established by the operation. (This requirement dictates that any prefetched instructions be discarded and that any effects and side effects of executing them out-of-order also be discarded, except as described in Section 4.5, "Performing Operations Out-of-Order".)

\section*{Programming Note}

A context synchronizing operation is necessarily execution synchronizing; see Section 1.6.2.

Unlike the Synchronize instruction, a context synchronizing operation does not affect the order in which storage accesses are performed.

Item 2 permits a choice only for isync (and sync; see Section 1.6.2) because all other execution synchronizing operations also alter context.

\subsection*{1.6.2 Execution Synchronization}

An instruction is execution synchronizing if it satisfies items 2 and 3 of the definition of context synchronization (see Section 1.6.1). sync is treated like isync with respect to item 2. The execution synchronizing instructions are sync, mtmsr and all context synchronizing instructions.

\section*{Programming Note}

All context synchronizing instructions are execution synchronizing.
Unlike a context synchronizing operation, an execution synchronizing instruction does not ensure that the instructions following that instruction will execute in the context established by that instruction. This new context becomes effective sometime after the execution synchronizing instruction completes and before or at a subsequent context synchronizing operation.

\section*{Chapter 2. Branch Processor}

\subsection*{2.1 Branch Processor Overview \\ 513}
2.2 Branch Processor Registers ..... 513
2.2.1 Machine State Register ..... 513
2.3 Branch Processor Instructions ..... 515
2.4 System Linkage Instructions ..... 515

\subsection*{2.1 Branch Processor Overview}

This chapter describes the details concerning the registers and the privileged instructions implemented in the Branch Processor that are not covered in Book I.

\subsection*{2.2 Branch Processor Registers}

\subsection*{2.2.1 Machine State Register}

The MSR (MSR) is a 32-bit register. MSR bits are numbered 32 (most-significant bit) to 63 (least-significant bit). This register defines the state of the processor. The MSR can also be modified by the mtmsr, rfi, rfci, rfdi [Category: Embedded.Enhanced Debug], rfmci, wrtee and wrteei instructions and interrupts. It can be read by the mfmsr instruction.
\begin{tabular}{|ll|}
\hline \multicolumn{2}{|c|}{ MSR } \\
\hline 32 & 63
\end{tabular}

Figure 1. Machine State Register
Below are shown the bit definitions for the Machine State Register.

Bit Description
32 Computation Mode (CM)
0 The processor runs in 32-bit mode.
1 The processor runs in 64-bit mode.
33
Interrupt Computation Mode (ICM)
On interrupt this bit is copied to \(M S R_{C M}\), selecting 32-bit or 64-bit mode for interrupt handling.
\(0 \mathrm{MSR}_{\mathrm{CM}}\) is set to 0 (32-bit mode) when an interrupt occurs.
\(1 \mathrm{MSR}_{\mathrm{CM}}\) is set to 1 (64-bit mode) when an interrupt occurs.

Implementation-dependent
User Cache Locking Enable (UCLE)
[Category: Embedded Cache Locking.User Mode]
0 Cache Locking instructions are privileged.
1 Cache Locking instructions can be executed in user mode (MSR PR \(=1\) ).
If category Embedded Cache Locking.User Mode is not supported, this bit is treated as reserved.
SP/Embedded Floating-Point/Vector Available (SPV)
[Category: Signal Processing]:
0 The processor cannot execute any SP instructions except for the brinc instruction.
1 The processor can execute all SP instructions.
[Category: Vector]:
0 The processor cannot execute any Vector instruction.
1 The processor can execute Vector instructions.

Reserved
Wait State Enable (WE)
0 The processor is not in wait state and continues processing
1 The processor enters the wait state by ceasing to execute instructions and entering low power mode. The details of how the wait state is entered and exited, and how the processor behaves while in the wait state, are implementation-dependent.

\section*{Critical Enable (CE)}

0 Critical Input, Watchdog Timer, and Processor Doorbell Critical interrupts are disabled
1 Critical Input, Watchdog Timer, and Processor Doorbell Critical interrupts are enabled
Reserved

\section*{External Enable (EE)}

0 External Input, Decrementer, Fixed-Interval Timer, Processor Doorbell, and Embedded Performance Monitor [Category:E.PM] interrupts are disabled.
1 External Input, Decrementer, Fixed-Interval Timer, Processor Doorbell, and Embedded Performance Monitor [Category:E.PM] interrupts are enabled.

\section*{Problem State (PR)}

0 The processor is in supervisor mode, can execute any instruction, and can access any resource (e.g. GPRs, SPRs, MSR, etc.).
1 The processor is in user mode, cannot execute any privileged instruction, and cannot access any privileged resource.
\(M_{\text {MRR }}\) also affects storage access control, as described in Section 6.2.4.
Floating-Point Available (FP)
[Category: Floating-Point]
0 The processor cannot execute any float-ing-point instructions, including floatingpoint loads, stores and moves.
1 The processor can execute floating-point instructions.

Machine Check Enable (ME)
0 Machine Check interrupts are disabled.
1 Machine Check interrupts are enabled.
Floating-Point Exception Mode 0 (FE0)
[Category: Floating-Point]
(See below)
Implementation-dependent
Debug Interrupt Enable (DE)
0 Debug interrupts are disabled
1 Debug interrupts are enabled if DBCRO \(_{\text {IDM }}=1\)
Floating-Point Exception Mode 1 (FE1)
[Category: Floating-Point]
(See below)
Reserved
Reserved

58 Instruction Address Space (IS)
0 The processor directs all instruction fetches to address space 0 ( \(\mathrm{TS}=0\) in the relevant TLB entry).
1 The processor directs all instruction fetches to address space 1 ( \(\mathrm{TS}=1\) in the relevant TLB entry).
Data Address Space (DS)
0 The processor directs all data storage accesses to address space 0 (TS=0 in the relevant TLB entry).
1 The processor directs all data storage accesses to address space 1 (TS=1 in the relevant TLB entry).
60 Implementation-dependent
61 Performance Monitor Mark (PMM)
[Category: Embedded.Performance Monitor]
0 Disable statistics gathering on marked processes.
1 Enable statistics gathering on marked processes

See Appendix E for additional information.
62 Reserved
63 Reserved
The Floating-Point Exception Mode bits FE0 and FE1 are interpreted as shown below. For further details see Book I.
\begin{tabular}{ccl} 
FE0 & FE1 & Mode \\
0 & 0 & Ignore Exceptions \\
0 & 1 & Imprecise Nonrecoverable \\
1 & 0 & Imprecise Recoverable \\
1 & 1 & Precise
\end{tabular}

See Section 6.3, "Processor State After Reset" on page 595 for the initial state of the MSR.

\section*{Programming Note}

A Machine State Register bit that is reserved may be altered by rfi/rfci/rfmci/rfdi [Category:Embedded.Enhanced Debug].

\subsection*{2.3 Branch Processor Instructions}

\subsection*{2.4 System Linkage Instructions}

These instructions provide the means by which a program can call upon the system to perform a service,
and by which the system can return from performing a service or from processing an interrupt.

The System Call instruction is described in Book I, but only at the level required by an application programmer. A complete description of this instruction appears below.

```

SRRO}\mp@subsup{\leftarrow}{iea}{CIA}+
SRR1 \leftarrow MSR

```

```

MSR }\leftarrow\mathrm{ new_value (see below)

```

The effective address of the instruction following the System Call instruction is placed into SRRO. The contents of the MSR are copied into SRR1.

Then a System Call interrupt is generated. The interrupt causes the MSR to be set as described in Section 5.6 on page 574.

The interrupt causes the next instruction to be fetched from effective address

IVPR \(_{0: 47}| |\) IVOR8 \(_{48: 59}| | 0 b 0000\).
This instruction is context synchronizing.

\section*{Special Registers Altered:}

SRR0 SRR1 MSR

Return From Interrupt

\section*{XL-form}
rfi
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \[
19
\] & \[
6
\] & \[
{ }_{11} / / /
\] & \[
1 / / /
\] & 21 & 50 & \\
\hline
\end{tabular}

MSR \(\leftarrow\) SRR1
NIA \(\leftarrow_{\text {iea }}\) SRR0 \(_{0: 61} \| 0\) 0b00
The rfi instruction is used to return from a base class interrupt, or as a means of simultaneously establishing a new context and synchronizing on that new context.

The contents of SRR1 are placed into the MSR. If the new MSR value does not enable any pending exceptions, then the next instruction is fetched, under control of the new MSR value, from the address \(\mathrm{SRRO}_{0: 61} \| 0 \mathrm{~b} 00\). (Note: VLE behavior may be different; see Book VLE.) If the new MSR value enables one or more pending exceptions, the interrupt associated with the highest priority pending exception is generated; in this case the value placed into the applicable save/ restore register 0 by the interrupt processing mechanism (see Section 5.6 on page 574 ) is the address of the instruction that would have been executed next had the interrupt not occurred (i.e. the address in SRR0 at the time of the execution of the rfi).

This instruction is privileged and context synchronizing.

\section*{Special Registers Altered:}

MSR

\section*{Return From Critical Interrupt \\ XL-form}
rfci


MSR \(\leftarrow\) CSRR1
NIA \(\leftarrow_{\text {iea }} \operatorname{CSRRO}_{0}: 61| | 0 b 00\)
The rfci instruction is used to return from a critical class interrupt, or as a means of establishing a new context and synchronizing on that new context simultaneously.
The contents of CSRR1 are placed into the MSR. If the new MSR value does not enable any pending exceptions, then the next instruction is fetched, under control of the new MSR value, from the address \(\mathrm{CSRRO}_{0: 61} \| 0 \mathrm{bOO}\). (Note: VLE behavior may be different; see Book VLE.) If the new MSR value enables one or more pending exceptions, the interrupt associated with the highest priority pending exception is generated; in this case the value placed into SRRO or CSRRO by the interrupt processing mechanism (see Section 5.6 on page 574) is the address of the instruction that would have been executed next had the interrupt not occurred (i.e. the address in CSRRO at the time of the execution of the rfci).

This instruction is privileged and context synchronizing.

\section*{Special Registers Altered:} MSR

Return From Debug Interrupt X-form
rfdi
[Category: Embedded.Enhanced Debug]
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 19 & I/I & III & I/I & & 39 & \\
\hline 0 & & 6 & 11 & 16 & 21 & \\
\hline
\end{tabular}
\[
\begin{aligned}
& \text { MSR } \leftarrow \text { DSRR1 } \\
& \text { NIA } \leftarrow_{\text {iea }} \text { DSRR0 }_{0: 61} \| 0 \mathrm{ob} 00
\end{aligned}
\]

The rfdi instruction is used to return from a Debug interrupt, or as a means of establishing a new context and synchronizing on that new context simultaneously.

The contents of DSRR1 are placed into the MSR. If the new MSR value does not enable any pending exceptions, then the next instruction is fetched, under control of the new MSR value, from the address \(\mathrm{DSRRO}_{0: 61} \| 0 \mathrm{~b} 00\). (Note: VLE behavior may be different; see Book VLE.) If the new MSR value enables one or more pending exceptions, the interrupt associated with the highest priority pending exception is generated; in this case the value placed into SRR0, CSRR0, or DSRRO by the interrupt processing mechanism is the address of the instruction that would have been executed next had the interrupt not occurred (i.e. the address in DSRR0 at the time of the execution of the \(r f d i)\).

This instruction is privileged and context synchronizing.

\section*{Special Registers Altered: \\ MSR}

\section*{Return From Machine Check Interrupt}
\[
x L \text {-form }
\]
rfmci
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 19 & & III & & III & & III & \\
\hline 0 & & 6 & 38 & \\
\hline 11
\end{tabular}

MSR \(\leftarrow\) MCSRR1
NIA \(\leftarrow_{\text {iea }} \operatorname{MCSRRO}_{0: 61} \| 0 \mathrm{~b} 00\)
The rfmci instruction is used to return from a Machine Check class interrupt, or as a means of establishing a new context and synchronizing on that new context simultaneously.
The contents of MCSRR1 are placed into the MSR. If the new MSR value does not enable any pending exceptions, then the next instruction is fetched, under control of the new MSR value, from the address \(\mathrm{MCSRRO}_{0: 61}| | 0 \mathrm{~b} 00\). (Note: VLE behavior may be different; see Book VLE.) If the new MSR value enables one or more pending exceptions, the interrupt associated with the highest priority pending exception is generated; in this case the value placed into SRRO, CSRRO, MCSRRO, or DSRR0 [Category: Embedded.Enhanced Debug] by the interrupt processing mechanism (see Section 5.6 on page 574) is the address of the instruction that would have been executed next had the interrupt not occurred (i.e. the address in MCSRR0 at the time of the execution of the rfmci).
This instruction is privileged and context synchronizing.

\section*{Special Registers Altered:}

MSR

\section*{Chapter 3. Fixed-Point Processor}

3.1 Fixed-Point Processor Overview ..... 519
3.2 Special Purpose Registers ..... 519
3.3 Fixed-Point Processor Registers ..... 519
3.3.1 Processor Version Register ..... 519
3.3.2 Processor Identification Register ..... 519
3.3.3 Software-use SPRs ..... 520
3.3.4 External Process ID Registers [Cate-gory: Embedded.External PID] . . . . . . 521
3.3.4.1 External Process ID Load Context
(EPLC) Register ..... 521
3.3.4.2 External Process ID Store Context(EPSC) Register522
3.4 Fixed-Point Processor Instructions 5233.4.1 Move To/From System RegisterInstructions523
3.4.2 External Process ID Instructions

\subsection*{3.1 Fixed-Point Processor Overview}

This chapter describes the details concerning the registers and the privileged instructions implemented in the Fixed-Point Processor that are not covered in Book I.

\subsection*{3.2 Special Purpose Registers}

Special Purpose Registers (SPRs) are read and written using the mfspr (page 526) and mtspr (page 524) instructions. Most SPRs are defined in other chapters of this book; see the index to locate those definitions.

\subsection*{3.3 Fixed-Point Processor Registers}

\subsection*{3.3.1 Processor Version Register}

The Processor Version Register (PVR) is a 32-bit readonly register that contains a value identifying the version and revision level of the processor. The contents of the PVR can be copied to a GPR by the mfspr instruction. Read access to the PVR is privileged; write access is not provided.
\begin{tabular}{|l|l|}
\hline Version & Revision \\
\hline 32 & 48
\end{tabular}

Figure 2. Processor Version Register

The PVR distinguishes between processors that differ in attributes that may affect software. It contains two fields.
Version A 16-bit number that identifies the version of the processor. Different version numbers indicate major differences between processors, such as which optional facilities and instructions are supported.

Revision A 16-bit number that distinguishes between implementations of the version. Different revision numbers indicate minor differences between processors having the same version number, such as clock rate and Engineering Change level.
Version numbers are assigned by the Power ISA Architecture process. Revision numbers are assigned by an implementation-defined process.

\subsection*{3.3.2 Processor Identification Register}

The Processor Identification Register (PIR) is a 32-bit register that contains a value that can be used to distinguish the processor from other processors in the system. The contents of the PIR can be copied to a GPR by the mfspr instruction. Read access to the PIR is
privileged; write access, if provided, is implementationdependent.
\begin{tabular}{|lll|}
\hline \multicolumn{2}{|c|}{ PROCID } & \\
\hline 32 & & 63 \\
Bits & Name & Description \\
32:63 & PROCID & Processor ID
\end{tabular}

Figure 3. Processor Identification Register
The means by which the PIR is initialized are imple-mentation-dependent.

\subsection*{3.3.3 Software-use SPRs}

Software-use SPRs are 64-bit registers provided for use by software.
\begin{tabular}{|c|}
\hline SPRG0 \\
\hline SPRG1 \\
\hline SPRG2 \\
\hline SPRG3 \\
\hline SPRG4 \\
\hline SPRG5 \\
\hline SPRG6 \\
\hline SPRG7 \\
\hline SPRG8 \\
\hline SPRG9 [Category: Embedded.Enhanced Debug] \\
\hline 0
\end{tabular}

Figure 4. Special Purpose Registers

\section*{Programming Note}

USPRG0 was made a 32-bit register and renamed to VRSAVE; see Book I, Section 5.3.3.

SPRG0 through SPRG2
These 64-bit registers can be accessed only in supervisor mode.

\section*{SPRG3}

This 64-bit register can be read in supervisor mode and can be written only in supervisor mode. It is implementation-dependent whether or not this register can be read in user mode.

SPRG4 through SPRG7
These 64-bit registers can be written only in supervisor mode. These registers can be read in supervisor and user modes.

SPRG8 through SPRG9
These 64-bit registers can be accessed only in supervisor mode.

The contents of SPRGi can be read using mfspr and written into SPRGi using mtspr.

\subsection*{3.3.4 External Process ID Registers [Category: Embedded.External PID]}

The External Process ID Registers provide capabilities for loading and storing General Purpose Registers and performing cache management operations using a supplied context other than the context normally used by the programming model.
Two SPRs describe the context for loading and storing using external contexts. The External Process ID Load Context (EPLC) Register provides the context for External Process ID Load instructions, and the External Process ID Store Context (EPSC) Register provides the context for External Process ID Store instructions. Each of these registers contains a PR (privilege) bit, an AS (address space) bit, and a Process ID. Changes to the EPLC or the EPSC Register require that a context synchronizing operation be performed prior to using any External Process ID instructions that use these registers.

External Process ID instructions that use the context provided by the EPLC register include Ibepx, Ihepx, Iwepx, Idepx, dcbtep, dcbtstep, dcbfep, dcbstep, icbiep, Ifdepx, evIddepx, Ivepx, and IvepxI and those that use the context provided by the EPSC register include stbepx, sthepx, stwepx, stdepx, dcbzep, stfdepx, evstddepx, stvepx, and stvepxI. Instruction definitions appear in Section 3.4.2.

System software configures the EPLC register to reflect the Process ID, AS, and PR state from the context that it wishes to perform loads from and configures the EPSC register to reflect the Process ID, AS, and PR state from the context it wishes to perform stores to. Software then issues External Process ID instructions to manipulate data as required.

When the processor executes an External Process ID Load instruction, it uses the context information in the EPLC Register instead of the normal context with respect to address translation and storage access control. EPLC \({ }_{E P R}\) is used in place of \(M S R_{P R}, E P L C_{E A S}\) is used in place of MSR \({ }_{\text {DS }}\), and EPLC EPID is used in place of any Process ID registers implemented by the processor. Similarly, when the processor executes an External Process ID Store instruction, it uses the context information in the EPSC Register instead of the normal context with respect to address translation and storage access control. EPSC EPR is used in place of \(M^{M S R}\) PR,\(E P S C_{E A S}\) is used in place of \(M S R_{D S}\), and EPSC \(_{\text {EPID }}\) is used in place of all Process ID registers implemented by the processor. Translation occurs using the new substituted values.

If the TLB lookup is successful, the storage access control mechanism grants or denies the access using context information from EPLC EPR \(^{0}\) or EPSC EPR for loads and stores respectively. If access is not granted,
a Data Storage interrupt occurs, and the ESR EPID bit is set to 1 . If the operation was a Store, the ESR \({ }_{\text {ST }}\) bit is also set to 1 .

\subsection*{3.3.4.1 External Process ID Load Context (EPLC) Register}

The EPLC register contains fields to provide the context for External Process ID load instructions.


Figure 5. External Process ID Load Context Register

These bits are interpreted as follows:

\section*{Bit Definition}

0 External Load Context PR Bit (EPR)
Used in place of \(M S R_{P R}\) by the storage access control mechanism when an External Process ID Load instruction is executed.

0 Supervisor mode
1 User mode
1 External Load Context AS Bit (EAS)
Used in place of MSR \({ }_{\text {DS }}\) for translation when an External Process ID Load instruction is executed.

0 Address space 0
1 Address space 1
2:17 Reserved
18:31 External Load Context Process ID Value (EPID)
Used in place of all Process ID register values for translation when an external Process ID Load instruction is executed.

\subsection*{3.3.4.2 External Process ID Store Context (EPSC) Register}

The EPSC register contains fields to provide the context for External Process ID Store instructions. The field encoding is the same as the EPLC Register.


Figure 6. External Process ID Store Context Register
These bits are interpreted as follows:

\section*{Bits Definition}
\(0 \quad\) External Store Context PR Bit (EPR)
Used in place of \(M_{\text {M }} R_{P R}\) by the storage access control mechanism when an External Process ID Store instruction is executed.

0 Supervisor mode
1 User mode
1 External Store Context AS Bit (EAS)
Used in place of MSR \({ }_{\text {DS }}\) for translation when an External Process ID Store instruction is executed.
0 Address space 0
1 Address space 1
2:17 Reserved
18:31 External Store Context Process ID Value (EPID)
Used in place of all Process ID register values for translation when an external PID Store instruction is executed.

\subsection*{3.4 Fixed-Point Processor Instructions}

\subsection*{3.4.1 Move To/From System Register Instructions}

The Move To Special Purpose Register and Move From Special Purpose Register instructions are described in Book I, but only at the level available to an application programmer. For example, no mention is made there of registers that can be accessed only in supervisor mode. The descriptions of these instructions given below extend the descriptions given in Book I, but do not list Special Purpose Registers that are implementa-tion-dependent. In the descriptions of these instructions given below, the "defined" SPR numbers are the SPR
numbers shown in Figure 7 and the implementationspecific SPR numbers that are implemented, and similarly for "defined" registers.

\section*{Extended mnemonics}

Extended mnemonics are provided for the mtspr and mfspr instructions so that they can be coded with the SPR name as part of the mnemonic rather than as a numeric operand; see Appendix B.

\section*{SPR Numbers}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{decimal} & SPR \({ }^{1}\) & \multirow[t]{2}{*}{Register Name} & \multicolumn{2}{|l|}{Privileged} & \multirow[t]{2}{*}{Length (bits)} & \multirow[t]{2}{*}{Cat \({ }^{2}\)} \\
\hline & \(\mathbf{s p r}_{5: 9} \mathbf{s p r}_{0: 4}\) & & mtspr & mfspr & & \\
\hline 1 & 0000000001 & XER & no & no & 64 & B \\
\hline 8 & 0000001000 & LR & no & no & 64 & B \\
\hline 9 & 0000001001 & CTR & no & no & 64 & B \\
\hline 22 & 0000010110 & DEC & yes & yes & 32 & B \\
\hline 26 & 0000011010 & SRR0 & yes & yes & 64 & B \\
\hline 27 & 0000011011 & SRR1 & yes & yes & 64 & B \\
\hline 48 & 0000110000 & PID & yes & yes & 32 & E \\
\hline 54 & 0000110110 & DECAR & yes & yes & 32 & E \\
\hline 58 & 0000111010 & CSRR0 & yes & yes & 64 & E \\
\hline 59 & 0000111011 & CSRR1 & yes & yes & 32 & E \\
\hline 61 & 0000111101 & DEAR & yes & yes & 64 & E \\
\hline 62 & 0000111110 & ESR & yes & yes & 32 & E \\
\hline 63 & 0000111111 & IVPR & yes & yes & 64 & E \\
\hline 256 & 0100000000 & VRSAVE & no & no & 32 & E,V \\
\hline 259 & 0100000011 & SPRG3 & - & no & 64 & B \\
\hline 260-263 & 01000 001xx & SPRG[4-7] & - & no & 64 & E \\
\hline 268 & 0100001100 & TB & - & no & 64 & B \\
\hline 269 & 0100001101 & TBU & - & no & \(32^{5}\) & B \\
\hline 272-275 & 01000 100xx & SPRG[0-3] & yes & yes & 64 & B \\
\hline 276-279 & 01000 101xx & SPRG[4-7] & yes & yes & 64 & E \\
\hline 282 & 0100011010 & EAR & yes & yes & 32 & EC \\
\hline 284 & 0100011100 & TBL & yes & - & 32 & B \\
\hline 285 & 0100011101 & TBU & yes & - & 32 & B \\
\hline 286 & 0100011110 & PIR & - & yes & 32 & E \\
\hline 287 & 0100011111 & PVR & - & yes & 32 & B \\
\hline 304 & 0100110000 & DBSR & \(\mathrm{yes}^{3}\) & yes & 32 & E \\
\hline 308 & 0100110100 & DBCR0 & yes & yes & 32 & E \\
\hline 309 & 0100110101 & DBCR1 & yes & yes & 32 & E \\
\hline 310 & 0100110110 & DBCR2 & yes & yes & 32 & E \\
\hline 312 & 0100111000 & IAC1 & yes & yes & 64 & E \\
\hline 313 & 0100111001 & IAC2 & yes & yes & 64 & E \\
\hline 314 & 0100111010 & IAC3 & yes & yes & 64 & E \\
\hline 315 & 0100111011 & IAC4 & yes & yes & 64 & E \\
\hline 316 & 0100111100 & DAC1 & yes & yes & 64 & E \\
\hline 317 & 0100111101 & DAC2 & yes & yes & 64 & E \\
\hline 318 & 0100111110 & DVC1 & yes & yes & 64 & E \\
\hline 319 & 0100111111 & DVC2 & yes & yes & 64 & E \\
\hline 336 & 0101010000 & TSR & yes \({ }^{3}\) & yes & 32 & E \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{decimal} & SPR \({ }^{1}\) & \multirow[t]{2}{*}{Register Name} & \multicolumn{2}{|l|}{Privileged} & \multirow[t]{2}{*}{Length (bits)} & \multirow[t]{2}{*}{\(\mathrm{Cat}^{2}\)} \\
\hline & \(\mathbf{s p r}_{5: 9} \mathbf{s p r}_{0: 4}\) & & mtspr & mfspr & & \\
\hline 340 & 0101010100 & TCR & yes & yes & 32 & E \\
\hline 400-415 & 01100 1xxxx & IVOR[0-15] & yes & yes & 32 & E \\
\hline 512 & 1000000000 & SPEFSCR & no & no & 32 & SPE \\
\hline 526 & 1000001110 & ATB/ATBL & - & no & 64 & ATB \\
\hline 527 & 1000001111 & ATBU & & no & 32 & ATB \\
\hline 528 & 1000010000 & IVOR32 & yes & yes & 32 & SPE \\
\hline 529 & 1000010001 & IVOR33 & yes & yes & 32 & SPE \\
\hline 530 & 1000010010 & IVOR34 & yes & yes & 32 & SPE \\
\hline 531 & 1000010011 & IVOR35 & yes & yes & 32 & E.PM \\
\hline 532 & 1000010100 & IVOR36 & yes & yes & 32 & E.PC \\
\hline 533 & 1000010101 & IVOR37 & yes & yes & 32 & E.PC \\
\hline 570 & 1000111010 & MCSRR0 & yes & yes & 64 & E \\
\hline 571 & 1000111011 & MCSRR1 & yes & yes & 32 & E \\
\hline 572 & 1000111100 & MCSR & yes & yes & 64 & E \\
\hline 574 & 1000111110 & DSRR0 & yes & yes & 64 & E.ED \\
\hline 575 & 1000111111 & DSRR1 & yes & yes & 32 & E.ED \\
\hline 604 & 1001011100 & SPRG8 & yes & yes & 64 & E \\
\hline 605 & 1001011101 & SPRG9 & yes & yes & 64 & E.ED \\
\hline 624 & 1001110000 & MAS0 & yes & yes & 32 & E.MF \\
\hline 625 & 1001110001 & MAS1 & yes & yes & 32 & E.MF \\
\hline 626 & 1001110010 & MAS2 & yes & yes & 64 & E.MF \\
\hline 627 & 1001110011 & MAS3 & yes & yes & 32 & E.MF \\
\hline 628 & 1001110100 & MAS4 & yes & yes & 32 & E.MF \\
\hline 630 & 1001110110 & MAS6 & yes & yes & 32 & E.MF \\
\hline 633 & 1001111001 & PID1 & yes & yes & 32 & E.MF \\
\hline 634 & 1001111010 & PID2 & yes & yes & 32 & E.MF \\
\hline 688-691 & 10101 100xx & TLB[0-3]CFG & yes & yes & 32 & E.MF \\
\hline 702 & 1010111110 & EPR & & yes & 32 & EXP \\
\hline 924 & 1110011100 & DCBTRL & -4 & yes & 32 & E.CD \\
\hline 925 & 1110011101 & DCBTRH & -4 & yes & 32 & E.CD \\
\hline 926 & 1110011110 & ICBTRL & - 5 & yes & 32 & E.CD \\
\hline 927 & 1110011111 & ICDBTRH & \(-^{5}\) & yes & 32 & E.CD \\
\hline 944 & 1110110000 & MAS7 & yes & yes & 32 & E.MF \\
\hline 947 & 1110110011 & EPLC & yes & yes & 32 & E.PD \\
\hline 948 & 1110110100 & EPSC & yes & yes & 32 & E.PD \\
\hline 979 & 1111010011 & ICBDR & 5 & yes & 32 & E.CD \\
\hline 1012 & 1111110100 & MMUCSR0 & yes & yes & 32 & E.MF \\
\hline 1015 & 1111110111 & MMUCFG & yes & yes & 32 & E.MF \\
\hline \multicolumn{7}{|l|}{\begin{tabular}{l}
- This register is not defined for this instruction. \\
1 Note that the order of the two 5-bit halves of the SPR number is reversed. \\
2 See Section 1.3.5 of Book I. \\
3 This register cannot be directly written to. Instead, bits in the register corresponding to 1 bits in (RS) can be cleared using mtspr SPR,RS. \\
4 The register can be written by the dcread instruction. \\
5 The register can be written by the icread instruction.
\end{tabular}} \\
\hline \multicolumn{7}{|l|}{All SPR numbers that are not shown above and are not implementationspecific are reserved.} \\
\hline
\end{tabular}

Figure 7. Embedded SPR List

\section*{Move To Special Purpose Register XFX-form}
mtspr
SPR,RS
\begin{tabular}{|l|l|l|l|l|}
\hline 31 & RS & spr & 467 & \(/\) \\
\hline
\end{tabular}
\begin{tabular}{l|l|l|l|l|}
\hline 0 & 6 & 11 & 21 & 31 \\
\hline
\end{tabular}
\[
\begin{aligned}
& \mathrm{n} \leftarrow \operatorname{spr}_{5: 9} \| \operatorname{spr}_{0: 4} \\
& \text { if length }(\operatorname{SPR}(\mathrm{n}))=64 \text { then } \\
& \quad \operatorname{SPR}(\mathrm{n}) \leftarrow(\mathrm{RS}) \\
& \text { else } \\
& \quad \operatorname{SPR}(\mathrm{n}) \leftarrow(\mathrm{RS}) 32: 63
\end{aligned}
\]

The SPR field denotes a Special Purpose Register, encoded as shown in Figure 7. The contents of register RS are placed into the designated Special Purpose Register. For Special Purpose Registers that are 32 bits long, the low-order 32 bits of RS are placed into the SPR.

For this instruction, SPRs TBL and TBU are treated as separate 32-bit registers; setting one leaves the other unaltered.
\(\mathrm{Spr}_{0}=1\) if and only if writing the register is privileged. Execution of this instruction specifying a defined and privileged register when \(M_{\text {PR }}=1\) causes a Privileged Instruction type Program interrupt.
Execution of this instruction specifying an SPR number that is not defined for the implementation causes either an Illegal Instruction type Program interrupt or one of the following.
- if \(\operatorname{spr}_{0}=0\) : boundedly undefined results
- if \(\mathrm{spr}_{0}=1\) :
- if \(M_{\text {PR }}=1\) : Privileged Instruction type Program interrupt; if \(\mathrm{MSR}_{\mathrm{PR}}=0\) : boundedly undefined results

If the SPR number is set to a value that is shown in Figure 7 but corresponds to an optional Special Purpose Register that is not provided by the implementation, the effect of executing this instruction is the same as if the SPR number were reserved.

\section*{Special Registers Altered:}

See Figure 7

\section*{Compiler and Assembler Note}

For the mtspr and mfspr instructions, the SPR number coded in assembler language does not appear directly as a 10-bit binary number in the instruction. The number coded is split into two 5-bit halves that are reversed in the instruction, with the high-order 5 bits appearing in bits 16:20 of the instruction and the low-order 5 bits in bits 11:15.

\section*{Programming Note}

For a discussion of software synchronization requirements when altering certain Special Purpose Registers, see Chapter 10. "Synchronization Requirements for Context Alterations" on page 625.

\section*{Move From Special Purpose Register XFX-form}
\begin{tabular}{|c|c|c|c|}
\hline mfspr & \multicolumn{3}{|c|}{RT,SPR} \\
\hline \[
0_{0} 31
\] &  & 11 & spr \\
\hline \multicolumn{4}{|l|}{\(\mathrm{n} \leftarrow \operatorname{spr}_{5: 9}| | \operatorname{spr}_{0: 4}\)} \\
\hline \multicolumn{2}{|l|}{\(\mathrm{RT} \leftarrow \mathrm{SPR}(\mathrm{n})\)} & & \\
\hline \multicolumn{4}{|l|}{else} \\
\hline \multicolumn{4}{|l|}{\(\mathrm{RT} \leftarrow{ }^{32}{ }_{0}| | \operatorname{SPR}(\mathrm{n})\)} \\
\hline
\end{tabular}

The SPR field denotes a Special Purpose Register, encoded as shown in Figure 7. The contents of the designated Special Purpose Register are placed into register RT. For Special Purpose Registers that are 32 bits long, the low-order 32 bits of RT receive the contents of the Special Purpose Register and the highorder 32 bits of RT are set to zero.
\(\mathrm{spr}_{0}=1\) if and only if reading the register is privileged. Execution of this instruction specifying a defined and privileged register when \(M_{\text {PR }}=1\) causes a Privileged Instruction type Program interrupt.
Execution of this instruction specifying an SPR number that is not defined for the implementation causes either an Illegal Instruction type Program interrupt or one of the following.
- if \(\mathrm{spr}_{0}=0\) : boundedly undefined results
- if \(\mathrm{spr}_{0}=1\) :
- if \(M S R_{P R}=1\) : Privileged Instruction type Program interrupt
- if \(M S R_{P R}=0\) : boundedly undefined results

If the SPR field contains a value that is shown in Figure 7 but corresponds to an optional Special Purpose Register that is not provided by the implementation, the effect of executing this instruction is the same as if the SPR number were reserved.

\section*{Special Registers Altered:}

None

\section*{Note}

See the Notes that appear with mtspr.

\section*{Move To Device Control Register XFX-form}


Let DCRN denote a Device Control Register. (The supported Device Control Registers are implementationdependent.)

The contents of register RS are placed into the designated Device Control Register. For 32-bit Device Control Registers, the contents of bits 32:63 of (RS) are placed into the Device Control Register.

This instruction is privileged.

\section*{Special Registers Altered:}

Implementation-dependent.

\section*{Move To Device Control Register Indexed X-form}
mtdcrx RA,RS
\begin{tabular}{|c|c|c|c|c|c|}
\hline 31 & RS & RA & \multicolumn{1}{|c|}{ I/I } & \multicolumn{2}{|c|}{387} \\
\hline 0 & & 6 & 11 & 16 & 21 \\
& & & \\
\hline
\end{tabular}

DCRN \(\leftarrow(\mathrm{RA})\)
DCR (DCRN) \(\leftarrow\) (RS)
Let the contents of register RA denote a Device Control Register. (The supported Device Control Registers supported are implementation-dependent.)
The contents of register RS are placed into the designated Device Control Register. For 32-bit Device Control Registers, the contents of \(\mathrm{RS}_{32: 63}\) are placed into the Device Control Register.

The specification of Device Control Registers using mtdcrx, mtdcrux (see Book I), and mtdcr is imple-mentation-dependent. For example, mtdcr 105,r2 and \(m t d c r u x\) r1, 2 (where register r1 contains the value 105) may not produce identical results on an implementation.
This instruction is privileged.

\section*{Special Registers Altered:}

Implementation-dependent.

\section*{Move From Device Control Register XFX-form}
mfdcr RT,DCRN
\begin{tabular}{|l|l|ll|ll|l|}
\hline \multicolumn{1}{|c|}{31} & RT & \multicolumn{2}{|c|}{ dcr } & \multicolumn{2}{|c|}{323} & \(/\) \\
0 & & 6 & 11 & & 21 & \\
31 \\
\hline
\end{tabular}
```

DCRN }\leftarrow\mp@subsup{\mathrm{ dcr }}{0:4}{}||\mp@subsup{\textrm{dcr}}{5:9}{
RT}\leftarrow\textrm{DCR}(DCRN

```

Let DCRN denote a Device Control Register. (The supported Device Control Registers are implementationdependent.)

The contents of the designated Device Control Register are placed into register RT. For 32-bit Device Control Registers, the contents of the Device Control Register are placed into bits \(32: 63\) of RT. Bits \(0: 31\) of RT are set to 0 .

This instruction is privileged.

\section*{Special Registers Altered:}

Implementation-dependent.

\section*{Move From Device Control Register Indexed \\ X-form}
mfdcrx RT,RA
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & \multicolumn{1}{|c|}{ RT } & RA & \multicolumn{1}{|l|}{} & & 259 & \\
\hline 0 & & 6 & 11 & 16 & 21 & \\
\hline
\end{tabular}
```

DCRN }\leftarrow(RA
RT \leftarrow DCR (DCRN)

```

Let the contents of register RA denote a Device Control Register (the supported Device Control Registers are implementation-dependent.)

The contents of the designated Device Control Register are placed into register RT. For 32-bit Device Control Registers, the contents of bits \(32: 63\) of the designated Device Control Register are placed into RT. Bits 0:31 of RT are set to 0 .

The specification of Device Control Registers using mfdcrx and mfdcrux (see Book I) compared to the specification of Device Control Registers using mfdcr is implementation-dependent. For example, mfdcr r2, 105 and mfdcrx r2,r1 (where register r1 contains the value 105) may not produce identical results on an implementation or between implementations. Also, accessing privileged Device Control Registers with mfdcrux when the processor is in supervisor mode is implementation-dependent.

This instruction is privileged.

\section*{Special Registers Altered:}

Implementation-dependent.

Move To Machine State Register X-form
mtmsr RS
\begin{tabular}{|r|r|r|r|rr|r|}
\hline \multicolumn{1}{|c|}{31} & RS & \multicolumn{1}{|c|}{\(/ / /\)} & \multicolumn{2}{|c|}{\(/ / /\)} & & 146 \\
\hline 0 & & 6 & 11 & 16 & 21 & \\
\hline
\end{tabular}
```

newmsr $\leftarrow(\text { RS })_{32: 63}$
if $\operatorname{MSR}_{\mathrm{CM}}=0 \&$ newmsr $\mathrm{CM}=1$ then $\mathrm{NIA}_{0: 31} \leftarrow 0$
MSR $\leftarrow$ newmsr

```

The contents of register \(\mathrm{RS}_{32: 63}\) are placed into the MSR. If the processor is changing from 32-bit mode to 64-bit mode, the next instruction is fetched from \({ }^{32} 0| | \mathrm{NIA}_{32: 63}\).
This instruction is privileged and execution synchronizing.

In addition, alterations to the EE or CE bits are effective as soon as the instruction completes. Thus if \(\mathrm{MSR}_{E E}=0\) and an External interrupt is pending, executing an \(\boldsymbol{m t m s r}\) that sets \(\mathrm{MSR}_{\mathrm{EE}}\) to 1 will cause the External interrupt to be taken before the next instruction is executed, if no higher priority exception exists. Likewise, if \(M_{\text {MSE }}=0\) and a Critical Input interrupt is pending, executing an mtmsr that sets MSR \(_{\text {CE }}\) to 1 will cause the Critical Input interrupt to be taken before the next instruction is executed if no higher priority exception exists. (See Section 5.6 on page 574).

\section*{Special Registers Altered:}

MSR

\section*{Programming Note}

For a discussion of software synchronization requirements when altering certain MSR bits please refer to Chapter 10.

\section*{Move From Machine State Register X-form}
mfmsr RT
\begin{tabular}{|c|c|c|c|cc|c|}
\hline \multicolumn{1}{|c|}{31} & RT & \multicolumn{1}{c|}{\(/ / /\)} & \multicolumn{2}{|c|}{\(/ / /\)} & \multicolumn{2}{c|}{83} \\
\hline 0 & & 6 & 11 & 16 & 21 & \\
31 \\
\hline
\end{tabular}
\[
\mathrm{RT} \leftarrow 3^{32} 0 \| \text { MSR }
\]

The contents of the MSR are placed into bits 32:63 of register RT and bits 0:31 of RT are set to 0 .

This instruction is privileged.
Special Registers Altered: None

\section*{Write MSR External Enable}
wrtee RS
\begin{tabular}{|c|c|c|c|c|c|}
\hline 31 & RS & I/I & I/I & & 131 \\
\hline 0 & & 6 & 11 & 16 & 21 \\
\hline
\end{tabular}

MSR \(_{\text {Ee }} \leftarrow(\mathrm{RS})_{48}\)
The content of \((R S)_{48}\) is placed into \(M S R_{E E}\).
Alteration of the \(M S R_{\text {EE }}\) bit is effective as soon as the instruction completes. Thus if \(\mathrm{MSR}_{\mathrm{EE}}=0\) and an External interrupt is pending, executing a wrtee instruction that sets \(M S R_{E E}\) to 1 will cause the External interrupt to occur before the next instruction is executed, if no higher priority exception exists (Section 5.9, "Exception Priorities" on page 591).

This instruction is privileged.

\section*{Special Registers Altered:}

MSR

X-form \(\quad\) Write MSR External Enable Immediate X-form
|
wrteei
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline 31 & III & & III & E & III & & 163 & \\
\hline 0 & & 6 & 11 & 16 & 17 & 21 & & 31 \\
\hline
\end{tabular}
\(M S R_{E E} \leftarrow E\)
The value specified in the \(E\) field is placed into \(M S R_{E E}\).
Alteration of the MSR EE bit is effective as soon as the instruction completes. Thus if \(\mathrm{MSR}_{\mathrm{EE}}=0\) and an External interrupt is pending, executing a wrtee instruction that sets \(M S R_{E E}\) to 1 will cause the External interrupt to occur before the next instruction is executed, if no higher priority exception exists (Section 5.9, "Exception Priorities" on page 591).

This instruction is privileged.
Special Registers Altered:
MSR


\subsection*{3.4.2 External Process ID Instructions [Category: Embedded.External PID]}

External Process ID instructions provide capabilities for loading and storing General Purpose Registers and performing cache management operations using a supplied context other than the context normally used by translation.

The EPLC and EPSC registers provide external contexts for performing loads and stores. The EPLC and the EPSC registers are described in Section 3.3.4.

If an Alignment interrupt, Data Storage interrupt, or a Data TLB Error interrupt, occurs while attempting to execute an External Process ID instruction, ESR EPID \(^{\text {is }}\) set to 1 indicating that the instruction causing the interrupt was an External Process ID instruction; any other applicable ESR bits are also set.

Load Byte by External Process ID Indexed X-form
lbepx RT,RA,RB
\begin{tabular}{|l|l|l|l|l|ll|l|}
\hline 31 & & RT & RA & RB & & 95 & 1 \\
\hline 0
\end{tabular}
```

if RA = 0 then b \leftarrow0
else b
EA \leftarrowb + (RB)
RT}\leftarrow\mp@subsup{}{}{56}0||MEM(EA,1

```

Let the effective address (EA) be the sum (RA|0)+(RB). The byte in storage addressed by EA is loaded into \(R T_{56: 63} . \mathrm{RT}_{0: 55}\) are set to 0 .

For Ibepx, the normal translation mechanism is not used. The contents of the EPLC register are used to provide the context in which translation occurs. The following substitutions are made for just the translation and access control process:
\(E P L C_{E P R}\) is used in place of \(M S R_{P R}\)
EPLC EAS is used in place of MSR
EPLC \({ }_{\text {EPID }}\) is used in place of all Process ID registers.

This instruction is privileged.
Special Registers Altered:
None

\section*{Programming Note}

This instruction behaves identically to a Ibzx instruction except for using the EPLC register to provide the translation context.

\section*{Load Halfword by External Process ID Indexed \\ X-form}

Ihepx RT,RA,RB
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 31 & RT & RA & RB & & 287 & 1 \\
\hline
\end{tabular}
\[
\begin{aligned}
& \text { if } R A=0 \text { then } b \leftarrow 0 \\
& \text { else } \quad b \leftarrow(R A) \\
& E A \leftarrow b+\text { (RB) } \\
& R T \leftarrow{ }^{48} 0 \| \text { MEM }(E A, 2)
\end{aligned}
\]

Let the effective address (EA) be the sum (RA|0)+(RB). The halfword in storage addressed by EA is loaded into \(\mathrm{RT}_{48: 63} . \mathrm{RT}_{0: 47}\) are set to 0 .

For Ihepx, the normal translation mechanism is not used. The contents of the EPLC register are used to provide the context in which translation occurs. The following substitutions are made for just the translation and access control process:
\(E P L C_{E P R}\) is used in place of \(M S R_{P R}\)
\(E^{E P L C} C_{E A S}\) is used in place of \(M S R_{D S}\)
\(E P L C_{E P I D}\) is used in place of all Process ID registers.

This instruction is privileged.

\section*{Special Registers Altered:} None

\section*{Programming Note}

This instruction behaves identically to a Ihzx instruction except for using the EPLC register to provide the translation context.

\section*{Load Word by External Process ID Indexed \\ X-form}
```

if RA = 0 then b \&0
else b
EA \leftarrowb + (RB)
RT}\leftarrow\mp@subsup{}{}{320 ||MEM(EA,4)

```

Let the effective address (EA) be the sum (RA|0)+(RB). The word in storage addressed by EA is loaded into \(\mathrm{RT}_{32: 63} . \mathrm{RT}_{0: 31}\) are set to 0 .

For Iwepx, the normal translation mechanism is not used. The contents of the EPLC register are used to provide the context in which translation occurs. The following substitutions are made for just the translation and access control process:
\(E P L C^{\text {EPR }}\) is used in place of MSR PR
EPLC EAS is used in place of \(M S R_{D S}\)
EPLC \({ }_{\text {EPID }}\) is used in place of all Process ID registers.

This instruction is privileged.

\section*{Special Registers Altered:}

\section*{None}

\section*{Programming Note}

This instruction behaves identically to a Iwzx instruction except for using the EPLC register to provide the translation context.

Load Doubleword by External Process ID Indexed

X-form
Idepx RT,RA,RB
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & & RT & RA & RB & 29 & 1 \\
\hline 0 & & 6 & & 11 & & \\
\hline
\end{tabular}
```

if RA = 0 then b \leftarrow0
else b
EA \leftarrowb + (RB)
RT}\leftarrow\operatorname{MEM (EA,8)

```

Let the effective address (EA) be the sum (RA|0)+(RB). The doubleword in storage addressed by EA is loaded into RT.

For Idepx, the normal translation mechanism is not used. The contents of the EPLC register are used to provide the context in which translation occurs. The following substitutions are made for just the translation and access control process:
\(E_{P L C}\) EPR is used in place of MSR \(R_{P R}\)
\(E P L C_{\text {EAS }}\) is used in place of MSR
EPLC ters.

This instruction is privileged.

\section*{Corequisite Categories: \\ 64-Bit \\ Special Registers Altered: \\ None}

\section*{Programming Note}

This instruction behaves identically to a Idx instruction except for using the EPLC register to provide the translation context.

\section*{Store Byte by External Process ID Indexed \\ X-form \\ stbepx RS,RA,RB \\ \begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 31 & RS & RA & RB & & 223 & 1 \\
\hline 0 & & & & 11 \\
\hline
\end{tabular}}
```

if RA = 0 then b \leftarrow0
else b
EA \leftarrowb + (RB)
MEM(EA,1) \leftarrow (RS) 56:63

```

Let the effective address (EA) be the sum (RA|0)+(RB). \((\mathrm{RS})_{56: 63}\) are stored into the byte in storage addressed by EA.

For stbepx, the normal translation mechanism is not used. The contents of the EPSC register are used to provide the context in which translation occurs. The following substitutions are made for just the translation and access control process:
\(E^{E P S} C_{E P R}\) is used in place of \(M S R_{P R}\) \(E P S C_{E A S}\) is used in place of \(M S R_{D S}\) EPSC \({ }_{\text {EPID }}\) is used in place of all Process ID registers.

This instruction is privileged.

\section*{Special Registers Altered:}

None

\section*{Programming Note}

This instruction behaves identically to a stbx instruction except for using the EPSC register to provide the translation context.

\section*{Store Halfword by External Process ID Indexed \\ \(X\)-form \\ sthepx RS,RA,RB \\ \begin{tabular}{|l|l|l|l|l|l|l|}
\hline 31 & RS & RA & RB & & 415 & 1 \\
0 & 11
\end{tabular}}
```

if RA = 0 then b \leftarrow0
else b
EA \leftarrowb + (RB)
MEM (EA,2) \leftarrow (RS) 48:63

```

Let the effective address (EA) be the sum (RA|0)+(RB). \((\mathrm{RS})_{48: 63}\) are stored into the halfword in storage addressed by EA.

For sthepx, the normal translation mechanism is not used. The contents of the EPSC register are used to provide the context in which translation occurs. The following substitutions are made for just the translation and access control process:
\(E^{E P S C} C_{E P R}\) is used in place of \(M S R_{P R}\)
\(E^{E P S C} C_{E A S}\) is used in place of \(M S R_{D S}\)
EPSC EPID \(^{\text {is used in place of all Process ID regis- }}\) ters.

This instruction is privileged.

\section*{Special Registers Altered:}

None

\section*{Programming Note}

This instruction behaves identically to a sthx instruction except for using the EPSC register to provide the translation context.

\section*{Store Word by External Process ID Indexed}
stwepx RS,RA,RB
\begin{tabular}{|l|l|l|l|c|c|c|c|}
\hline 31 & & RS & RA & RB & & 159 & \begin{tabular}{c}
1 \\
31
\end{tabular} \\
\hline
\end{tabular}
```

if RA = 0 then b \&0
else b
EA \leftarrowb + (RB)
MEM (EA, 4) \leftarrow (RS) 32:63

```

Let the effective address (EA) be the sum (RA|0)+(RB). \((\mathrm{RS})_{32: 63}\) are stored into the word in storage addressed by EA.

For stwepx, the normal translation mechanism is not used. The contents of the EPSC register are used to provide the context in which translation occurs. The following substitutions are made for just the translation and access control process:
\(E P S C_{E P R}\) is used in place of \(M S R_{P R}\)
EPSC \({ }_{E A S}\) is used in place of \(M S R_{D S}\)
EPSC \({ }_{\text {EPID }}\) is used in place of all Process ID registers.

This instruction is privileged.

\section*{Special Registers Altered:}

\section*{None}

\section*{Programming Note}

This instruction behaves identically to a stwx instruction except for using the EPSC register to provide the translation context.

\section*{Store Doubleword by External Process ID Indexed \\ \(X\)-form}
stdepx RS,RA,RB
\begin{tabular}{|l|l|l|l|l|l|l|}
\hline 31 & RS & RA & RB & & 157 & 1 \\
31 \\
\hline
\end{tabular}
```

if RA = 0 then b \leftarrow0
else b
EA}\leftarrow\textrm{b}+(\textrm{RB}
MEM (EA, 8) \leftarrow (RS)

```

Let the effective address (EA) be the sum (RA|0)+(RB). (RS) is stored into the doubleword in storage addressed by EA.

For stdepx, the normal translation mechanism is not used. The contents of the EPSC register are used to provide the context in which translation occurs. The following substitutions are made for just the translation and access control process:

EPSC \(_{E P R}\) is used in place of \(M S R_{P R}\)
EPSC \({ }_{\text {EAS }}\) is used in place of \(M S R_{\text {DS }}\)
\(E P S C_{\text {EPID }}\) is used in place of all Process ID registers.

This instruction is privileged.

\section*{Corequisite Categories: \\ 64-Bit}

Special Registers Altered:
None

\section*{Programming Note}

This instruction behaves identically to a stdx instruction except for using the EPSC register to provide the translation context.

\section*{Data Cache Block Store by External PID \(X\)-form}
dcbstep RA,RB
\begin{tabular}{|l|l|l|l|l|l|l|}
\hline 31 & & I/I & RA & RB & & 63 \\
\hline 16 \\
\hline
\end{tabular}

Let the effective address (EA) be the sum (RA|0)+(RB).
If the block containing the byte addressed by EA is in storage that is Memory Coherence Required, a block containing the byte addressed by EA is in the data cache of any processor, and any locations in the block are considered to be modified there, then those locations are written to main storage. Additional locations in the block may be written to main storage. The block ceases to be considered modified in that data cache.

If the block containing the byte addressed by EA is in storage that is not Memory Coherence Required and the block is in the data cache of this processor, and any locations in the block are considered to be modified there, those locations are written to main storage. Additional locations in the block may be written to main storage, and the block ceases to be considered modified in that data cache.

The function of this instruction is independent of whether the block containing the byte addressed by EA is in storage that is Write Through Required or Caching Inhibited.

The instruction is treated as a Load with respect to translation, memory protection, and is treated as a Write with respect to debug events.

This instruction is privileged.
For dcbstep, the normal translation mechanism is not used. The contents of the EPLC register are used to provide the context in which translation occurs. The following substitutions are made for just the translation and access control process:
\(E P L C_{E P R}\) is used in place of \(M S R_{P R}\)
\(E_{E L C}\) EAS is used in place of \(M S R_{D S}\)
EPLC EPID is used in place of all Process ID registers

\section*{Special Registers Altered: \\ None}

\section*{Programming Note}

This instruction behaves identically to a dcbst instruction except for using the EPLC register to provide the translation context.

\section*{Data Cache Block Touch by External PID \\ X-form}
dcbtep TH,RA,RB
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 31 & \(\sigma_{6}\) & TH & RA & RB & & 319 & 1 \\
0 & & & \\
\hline 10
\end{tabular}

Let the effective address (EA) be the sum (RA|0)+(RB).
The dcbtep instruction provides a hint that describes a block or data stream, or indicates the expected use thereof. A hint that the program will probably soon load from a given storage location is ignored if the location is Caching Inhibited or Guarded.

The only operation that is "caused" by the dcbtep instruction is the providing of the hint. The actions (if any) taken by the processor in response to the hint are not considered to be "caused by" or "associated with" the dcbtep instruction (e.g., dcbtep is considered not to cause any data accesses). No means are provided by which software can synchronize these actions with the execution of the instruction stream. For example, these actions are not ordered by the memory barrier created by a sync instruction.

The dcbtep instruction may complete before the operation it causes has been performed.
The nature of the hint depends, in part, on the value of the TH field, as specified in the dcbt instruction in Section 3.2.2 of Book II.

The instruction is treated as a Load, except that no interrupt occurs if a protection violation occurs.

The instruction is privileged.
The normal address translation mechanism is not used. The contents of the EPLC register are used to provide the context in which translation occurs. The following substitutions are made for just the translation and access control process:
\(E_{P L C_{E P R}}\) is used in place of MSR \(R_{P R}\)
EPLC \(_{\text {EAS }}\) is used in place of \(M S R_{D S}\)
\(E P L C_{E P I D}\) is used in place of all Process ID registers.

\section*{Special Registers Altered:}

None

\section*{Extended Mnemonics:}

Extended mnemonics are provided for the Data Cache Block Touch by External PID instruction so that it can be coded with the TH value as the last operand for all categories. .

Extended:
dcbtctep RA,RB,TH

Equivalent to:
dcbtep for TH values of 0b0000Ob0111;
other TH values are invalid.

\section*{Extended: Equivalent to:}
dcbtdsep RA,RB,TH dcbtep for TH values of 0b0000 or 0b1000-0b1010; other TH values are invalid.

\section*{Programming Note}

This instruction behaves identically to a dcbt instruction except for using the EPLC register to provide the translation context.

\section*{Data Cache Block Flush by External PID \\ X-form}
dcbfep RA,RB
\begin{tabular}{|l|l|l|l|l|l|l|}
\hline 31 & I/I & RA & RB & & 127 & 1 \\
\hline 0 & 61 & & & 16 & & \\
\hline
\end{tabular}

Let the effective address (EA) be the sum (RA|0)+(RB).
If the block containing the byte addressed by EA is in storage that is Memory Coherence Required, a block containing the byte addressed by EA is in the data cache of any processor, and any locations in the block are considered to be modified there, then those locations are written to main storage. Additional locations in the block may also be written to main storage. The block is invalidated in the data cache of all processors.

If the block containing the byte addressed by EA is in storage that is not Memory Coherence Required, a block containing the byte addressed by EA is in the data cache of this processor, and any locations in the block are considered to be modified there, then those locations are written to main storage. Additional locations in the block may also be written to main storage. The block is invalidated in the data cache of this processor.
The function of this instruction is independent of whether the block containing the byte addressed by EA is in storage that is Write Through Required or Caching Inhibited.

The instruction is treated as a Load with respect to translation, memory protection, and is treated as a Write with respect to debug events.
This instruction is privileged.
The normal translation mechanism is not used. The contents of the EPLC register are used to provide the context in which translation occurs. The following substitutions are made for just the translation and access control process:
\(E_{P L C} E_{E P R}\) is used in place of MSR \(_{P R}\)
\(E P L C_{E A S}\) is used in place of \(M S R_{D S}\)
EPLC EPID is used in place of all Process ID regis-
ters

\section*{Special Registers Altered:}

None

\section*{Programming Note}

This instruction behaves identically to a dcbf instruction except for using the EPLC register to provide the translation context.

\section*{Data Cache Block Touch for Store by External PID}
dcbtstep TH,RA,RB


Let the effective address (EA) be the sum (RA|0)+(RB).
The dcbtstep instruction provides a hint that the program will probably soon store to the block containing the byte addressed by EA. If the Cache Specification category is supported, the nature of the hint depends on the value of the TH field, as specified in Section 3.2.2 of Book II. If the Cache Specification category is not supported, the TH field is treated as a reserved field.

If the block is in a storage location that is Caching Inhibited or Guarded, then the hint is ignored.
The only operation that is "caused" by the dcbtstep instruction is the providing of the hint. The actions (if any) taken by the processor in response to the hint are not considered to be "caused by" or "associated with" the dcbtstep instruction (e.g., dcbtstep is considered not to cause any data accesses). No means are provided by which software can synchronize these actions with the execution of the instruction stream. For example, these actions are not ordered by the memory barrier created by a sync instruction.
The dcbtstep instruction may complete before the operation it causes has been performed.

The instruction is treated as a Load, except that no interrupt occurs if a protection violation occurs.
The instruction is privileged.
The normal address translation mechanism is not used. The contents of the EPLC register are used to provide the context in which translation occurs. The following substitutions are made for just the translation and access control process:
\(E_{P L C} E_{E P R}\) is used in place of \(M S R_{P R}\)
\(E_{\text {EPLC }}\) EAS is used in place of MSR
EPLC EPID is used in place of all Process ID registers.

\section*{Special Registers Altered:}

None

\section*{Extended Mnemonics:}

Extended mnemonics are provided for the Data Cache Block Touch for Store by External PID instruction so
that it can be coded with the TH value as the last operand for all categories. .

\section*{Extended:}

Equivalent to:
dcbtstctep RA,RB,TH dcbtstep for TH values of
Ob0000-0b0111;
other TH values are invalid.

\section*{Programming Note}

This instruction behaves identically to a dcbtst instruction except for using the EPLC register to provide the translation context.

\section*{Instruction Cache Block Invalidate by External PID}

\section*{icbiep RA,RB}


Let the effective address (EA) be the sum (RA|0)+(RB).
If the block containing the byte addressed by EA is in storage that is Memory Coherence Required and a block containing the byte addressed by EA is in the instruction cache of any processor, the block is invalidated in those instruction caches.
If the block containing the byte addressed by EA is in storage that is not Memory Coherence Required and a block containing the byte addressed by EA is in the instruction cache of this processor, the block is invalidated in that instruction cache.
The function of this instruction is independent of whether the block containing the byte addressed by EA is in storage that is Write Through Required or Caching Inhibited.

The instruction is treated as a Load.
This instruction is privileged.
For icbiep, the normal translation mechanism is not used. The contents of the EPLC register are used to provide the context in which translation occurs. The following substitutions are made for just the translation and access control process:
\(E_{P L C} E_{E R}\) is used in place of \(M S R_{P R}\)
\(E_{P L C}^{E A S}\) is used in place of \(M S R_{D S}\)
\(E_{\text {EPLC }}^{\text {EPID }}\) is used in place of all Process ID registers

\section*{Special Registers Altered:}

None

\section*{Programming Note}

This instruction behaves identically to an icbi instruction except for using the EPLC register to provide the translation context.

\section*{Data Cache Block set to Zero by External PID \\ X-form}
dcbzep RA,RB
\begin{tabular}{|l|l|l|l|l|l|}
\hline 31 & I/I & RA & RB & & 1023 \\
\hline 11 \\
\hline
\end{tabular}
```

if RA = 0 then b \leftarrow0
else }\quad\textrm{b}\leftarrow(\textrm{RA}
EA}\leftarrow\textrm{b}+(\textrm{RB}
n}\leftarrow\mathrm{ block size (bytes)
m}\leftarrow\mp@subsup{\operatorname{log}}{2}{(n)
ea }\leftarrowE\mp@subsup{\textrm{EA}}{0}{0}:63-\textrm{m}||\mp@subsup{|}{0}{
MEM(ea, n) \leftarrow ' n0x00

```

Let the effective address (EA) be the sum (RA|O)+(RB).
All bytes in the block containing the byte addressed by EA are set to zero.
This instruction is treated as a Store.
This instruction is privileged.
The normal translation mechanism is not used. The contents of the EPSC register are used to provide the context in which translation occurs. The following substitutions are made for just the translation and access control process:

EPSC \(_{E P R}\) is used in place of \(M S R_{P R}\)
EPSC \(_{\text {EAS }}\) is used in place of \(M S R_{D S}\)
EPSC \({ }_{\text {EPID }}\) is used in place of all Process ID registers

\section*{Special Registers Altered:}

None

\section*{Programming Note}

See the Programming Notes for the dcbz instruction.

\section*{Programming Note}

This instruction behaves identically to a dcbz instruction except for using the EPSC register to provide the translation context.

\section*{Load Floating-Point Double by External Process ID Indexed X-form}

Ifdepx FRT,RA,RB
\begin{tabular}{|l|l|l|l|l|l|l|}
\hline 31 & FRT & RA & RB & & 607 & 1 \\
\hline 0 & & & 11 & & \\
\hline
\end{tabular}
```

if RA = 0 then b \leftarrow0
else b
EA \leftarrowb + (RB)
FRT \leftarrow MEM(EA,8)

```

Let the effective address (EA) be the sum (RA|0)+(RB). The doubleword in storage addressed by EA is loaded into FRT.

For Ifdepx, the normal translation mechanism is not used. The contents of the EPLC register are used to provide the context in which translation occurs. The following substitutions are made for just the translation and access control process:
\(E_{\text {EPLC }}^{E P R}\) is used in place of \(M S R_{P R}\)
\(E_{\text {EPLC }}\) EAS is used in place of \(M S R_{D S}\)
\(E^{E P L C} C_{\text {EPID }}\) is used in place of all Process ID registers

This instruction is privileged.
An attempt to execute Ifdepx while \(\mathrm{MSR}_{\mathrm{FP}}=0\) will cause a Floating-Point Unavailable interrupt.

\section*{Corequisite Categories:}

Floating-Point

\section*{Special Registers Altered:}

None

\section*{Programming Note}

This instruction behaves identically to a Ifdx instruction except for using the EPLC register to provide the translation context.

\section*{Store Floating-Point Double by External Process ID Indexed \\ X-form}
stfdepx FRS,RA,RB
\begin{tabular}{|l|l|l|l|l|l|l|}
\hline 31 & FRS & RA & RB & & 735 & 1 \\
0 & & & 11 \\
\hline
\end{tabular}
if \(R A=0\) then \(b \leftarrow 0\)
else \(\quad b \leftarrow(R A)\)
\(\mathrm{EA} \leftarrow \mathrm{b}+(\mathrm{RB})\)
\(\operatorname{MEM}(E A, 8) \leftarrow(\) FRS \()\)
Let the effective address (EA) be the sum (RA|0)+(RB). (FRS) is stored into the doubleword in storage addressed by EA.

For stfdepx, the normal translation mechanism is not used. The contents of the EPSC register are used to provide the context in which translation occurs. The following substitutions are made for just the translation and access control process:
\(E P S C_{E P R}\) is used in place of \(M S R_{P R}\)
\(E^{E P S C} C_{E A S}\) is used in place of \(M S R_{D S}\)
EPSC \(_{\text {EPID }}\) is used in place of all Process ID registers

This instruction is privileged.
An attempt to execute stfdepx while \(M S R_{F P}=0\) will cause a Floating-Point Unavailable interrupt.

\section*{Corequisite Categories:}

Floating-Point

\section*{Special Registers Altered:}

None

\section*{Programming Note}

This instruction behaves identically to a stfdx instruction except for using the EPSC register to provide the translation context.

\section*{Vector Load Doubleword into Doubleword by External Process ID Indexed EVX-form}
evlddepx RT,RA,RB
\begin{tabular}{|l|l|l|l|l|l|l|}
\hline 31 & & RT & RA & RB & & 285 \\
\hline 0 & & & 11 & & & \\
\hline
\end{tabular}
```

if RA = 0 then b \&0
else b
EA \leftarrowb + (RB)
RT}\leftarrowMEM(EA,8

```

Let the effective address (EA) be the sum (RA|0)+(RB). The doubleword in storage addressed by EA is loaded into RT.

For evlddepx, the normal translation mechanism is not used. The contents of the EPLC register are used to provide the context in which translation occurs. The following substitutions are made for just the translation and access control process:

EPLC \(_{\text {EPR }}\) is used in place of MSR PR
EPLC \(_{\text {EAS }}\) is used in place of MSR \({ }_{\text {DS }}\)
EPLC \({ }_{\text {EPID }}\) is used in place of all Process ID registers

This instruction is privileged.
An attempt to execute eviddepx while \(\mathrm{MSR}_{\mathrm{SPV}}=0\) will cause an SPE Unavailable interrupt.

\section*{Corequisite Categories:}

Signal Processing Engine
Special Registers Altered:
None

\section*{Programming Note}

This instruction behaves identically to a evlddx instruction except for using the EPLC register to provide the translation context.

Vector Store Doubleword into Doubleword by External Process ID Indexed

EVX-form
evstddepx RS,RA,RB
\begin{tabular}{|l|l|l|l|l|l|}
\hline 31 & RS & RA & RB & \multicolumn{2}{|c|}{413} \\
\hline
\end{tabular}
```

if RA = 0 then b \leftarrow0
else b
EA \leftarrowb + (RB)
MEM(EA,8) \leftarrow(RS)

```

Let the effective address (EA) be the sum (RA|0)+(RB). (RS) is stored into the doubleword in storage addressed by EA.
For evstddepx, the normal translation mechanism is not used. The contents of the EPSC register are used to provide the context in which translation occurs. The following substitutions are made for just the translation and access control process:
\(E^{E P S} C_{E P R}\) is used in place of \(M S R_{P R}\)
EPSC \(_{\text {EAS }}\) is used in place of \(M S R_{D S}\)
EPSC EPID is used in place of all Process ID registers
This instruction is privileged.
An attempt to execute evstddepx while MSR SPV \(=0\) will cause an SPE Unavailable interrupt.

\section*{Corequisite Categories:}

Signal Processing Engine
Special Registers Altered:
None

\section*{Programming Note}

This instruction behaves identically to a evstddx instruction except for using the EPSC register to provide the translation context.

\section*{Load Vector by External Process ID Indexed \\ X-form}

Ivepx VRT,RA,RB
\begin{tabular}{|l|l|l|l|l|l|l|}
\hline 31 & VRT & RA & RB & & 295 & 1 \\
\hline 0 & & & 11 \\
\hline
\end{tabular}
```

if RA = 0 then b \leftarrow0
else b
EA \leftarrowb + (RB)
VRT \leftarrow MEM(EA \& OxFFFF_FFFF_FFFF_FFFO, 16)

```

Let the effective address (EA) be the sum (RA|0)+(RB). The quadword in storage addressed by the result of EA ANDed with 0xFFFF_FFFF_FFFF_FFFO is loaded into VRT.

For Ivepx, the normal translation mechanism is not used. The contents of the EPLC register are used to provide the context in which translation occurs. The following substitutions are made for just the translation and access control process:
\(E_{P L C} E_{E P R}\) is used in place of \(M S R_{P R}\)
\(E^{E P L C} C_{E A S}\) is used in place of \(M S R_{D S}\) \(E_{\text {EPLC }}^{\text {EPID }}\) is used in place of all Process ID registers

This instruction is privileged.
An attempt to execute Ivepx while \(\mathrm{MSR}_{\mathrm{SPV}}=0\) will cause a Vector Unavailable interrupt.

\section*{Corequisite Categories:}

Vector
Special Registers Altered:
None

\section*{Programming Note}

This instruction behaves identically to a Ivx instruction except for using the EPLC register to provide the translation context.

\section*{Load Vector by External Process ID Indexed LRU \\ X-form \\ IvepxI VRT,RA,RB \\ \begin{tabular}{|l|l|l|l|l|l|l|}
\hline 31 & VRT & RA & RB & & 263 & 1 \\
\hline 10
\end{tabular}}
if \(R A=0\) then \(b \leftarrow 0\)
else \(\quad b \leftarrow(R A)\)
\(\mathrm{EA} \leftarrow \mathrm{b}+(\mathrm{RB})\)
VRT \(\leftarrow\) MEM (EA \& OxFFFF_FFFF_FFFF_FFFO, 16)
mark_as_not_likely_to_be_needed_again_anytime_soon
( EA )
Let the effective address (EA) be the sum (RA|0)+(RB). The quadword in storage addressed by the result of EA ANDed with 0xFFFF_FFFF_FFFF_FFFO is loaded into VRT.

IvepxI provides a hint that the quadword in storage addressed by EA will probably not be needed again by the program in the near future.

For IvepxI, the normal translation mechanism is not used. The contents of the EPLC register are used to provide the context in which translation occurs. The following substitutions are made for just the translation and access control process:

EPLC \(_{\text {EPR }}\) is used in place of MSR PR
EPLC \(E A S\) is used in place of MSR \({ }_{\text {DS }}\)
\(E P L C_{E P I D}\) is used in place of all Process ID registers

This instruction is privileged.
An attempt to execute Ivepxl while \(\mathrm{MSR}_{\text {SPV }}=0\) will cause a Vector Unavailable interrupt.

\section*{Corequisite Categories:}

Vector

\section*{Special Registers Altered:}

None

\section*{Programming Note}

See the Programming Notes for the IvxI instruction in Section 5.7.2 of Book I.

\section*{Programming Note}

This instruction behaves identically to a IvxI instruction except for using the EPLC register to provide the translation context.

\section*{Store Vector by External Process ID Indexed}

```

if $R A=0$ then $b \leftarrow 0$
else $\quad b \leftarrow(R A)$
EA $\leftarrow \mathrm{b}+(\mathrm{RB})$

```


Let the effective address (EA) be the sum (RA|0)+(RB). The contents of VRS are stored into the quadword in storage addressed by the result of EA ANDed with 0xFFFF_FFFF_FFFF_FFFO.
For stvepx, the normal translation mechanism is not used. The contents of the EPSC register are used to provide the context in which translation occurs. The following substitutions are made for just the translation and access control process:
\(E P S C_{E P R}\) is used in place of \(M S R_{P R}\)
\(E_{P S C}^{E A S}\) is used in place of \(M S R_{D S}\)
EPSC \({ }_{\text {EPID }}\) is used in place of all Process ID registers

This instruction is privileged.
An attempt to execute stvepx while \(M S R_{S P V}=0\) will cause a Vector Unavailable interrupt.

\section*{Corequisite Categories:}

Vector
Special Registers Altered:
None

\section*{Programming Note}

This instruction behaves identically to a stvx instruction except for using the EPSC register to provide the translation context.

\section*{Store Vector by External Process ID Indexed LRU}
```

stvepxI VRS,RA,RB

```
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & VRS & RA & RB & & 775 & 1 \\
\hline 0 & & & 11 & & \\
\hline
\end{tabular}
```

if $R A=0$ then $b \leftarrow 0$
else $\quad \mathrm{b} \leftarrow(\mathrm{RA})$
$\mathrm{EA} \leftarrow \mathrm{b}+(\mathrm{RB})$
MEM (EA \& OXFFFF_FFFF_FFFF_EFFO, 16) $\leftarrow$ (VRS)
mark_as_not_likely_to_be_needed_again_anytime_soon
(EA)

```

Let the effective address (EA) be the sum (RA|0)+(RB). The contents of VRS are stored into the quadword in storage addressed by the result of EA ANDed with 0xFFFF_FFFF_FFFF_FFFO.

The stvepxl instruction provides a hint that the quadword addressed by EA will probably not be needed again by the program in the near future.

For stvepxl, the normal translation mechanism is not used. The contents of the EPSC register are used to provide the context in which translation occurs. The following substitutions are made for just the translation and access control process:

EPSC \(_{E P R}\) is used in place of \(M S R_{P R}\)
EPSC \({ }_{\text {EAS }}\) is used in place of \(M S R_{D S}\)
\(E P S C_{\text {EPID }}\) is used in place of all Process ID registers

This instruction is privileged.
An attempt to execute stvepxl while \(\mathrm{MSR}_{\text {SPV }}=0\) will cause a Vector Unavailable interrupt.

\section*{Corequisite Categories:}

Vector
Special Registers Altered:
None

\section*{Programming Note}

See the Programming Notes for the IvxI instruction in Section 5.7.2 of Book I.

\section*{Programming Note}

This instruction behaves identically to a stvxl instruction except for using the EPSC register to provide the translation context.

\section*{Chapter 4. Storage Control}
4.1 Storage Addressing ..... 541
4.2 Storage Exceptions ..... 541
4.3 Instruction Fetch ..... 542
4.3.1 Implicit Branch ..... 542
4.3.2 Address Wrapping Combined withChanging MSR Bit CM542
4.4 Data Access ..... 542
4.5 Performing Operations
Out-of-Order ..... 542
4.6 Invalid Real Address ..... 543
4.7 Storage Control. ..... 543
4.7.1 Storage Control Registers ..... 543
4.7.1.1 Process ID Register ..... 543
4.7.1.2 Translation Lookaside Buffer ..... 543
4.7.2 Page Identification ..... 545
4.7.3 Address Translation ..... 548
4.7.4 Storage Access Control . ..... 549
4.7.4.1 Execute Access ..... 549
4.7.4.2 Write Access ..... 549
4.7.4.3 Read Access ..... 549
4.7.4.4 Storage Access Control Applied to
Cache Management Instructions ..... 549
4.7.4.5 Storage Access Control Applied to String Instructions ..... 550
4.7.5 TLB Management ..... 550
4.8 Storage Control Attributes ..... 551
4.8.1 Guarded Storage ..... 551
4.8.1.1 Out-of-Order Accesses to Guarded Storage ..... 552
4.8.2 User-Definable ..... 552
4.8.3 Storage Control Bits ..... 552
4.8.3.1 Storage Control Bit Restrictions 552
4.8.3.2 Altering the Storage Control Bits. .553
4.9 Storage Control Instructions ..... 554
4.9.1 Cache Management Instructions ..... 554
4.9.2 Cache Locking [Category: Embed- ded Cache Locking] ..... 555
4.9.2.1 Lock Setting and Clearing ..... 555
4.9.2.2 Error Conditions ..... 555
4.9.2.2.1 Overlocking ..... 555
4.9.2.2.2 Unable-to-lock and Unable-to- unlock Conditions ..... 556
4.9.2.3 Cache Locking Instructions ..... 557
4.9.3 Synchronize Instruction ..... 559
4.9.4 Lookaside Buffer Management ..... 559
4.9.4.1 TLB Management Instructions ..... 560

\subsection*{4.1 Storage Addressing}

A program references storage using the effective address computed by the processor when it executes a Load, Store, Branch, or Cache Management instruction, or when it fetches the next sequential instruction. The effective address is translated to a real address according to procedures described in Section 4.7.2 and in Section 4.7.3. The real address that results from the respective translations is used to access main storage.
For a complete discussion of storage addressing and effective address calculation, see Section 1.10 of Book I.

\subsection*{4.2 Storage Exceptions}

A storage exception results when the sequential execution model requires that a storage access be performed but the access is not permitted (e.g., is not permitted by the storage protection mechanism), the access cannot be performed because the effective address cannot be translated to a real address, or the access matches some tracking mechanism criteria (e.g., Data Address Breakpoint).
In certain cases a storage exception may result in the "restart" of (re-execution of at least part of) a Load or Store instruction. See Section 2.1 of Book II and Section 5.7 on page 588 in this Book.

\subsection*{4.3 Instruction Fetch}

The effective address for an instruction fetch is processed under control of \(\mathrm{MSR}_{\text {IS }}\). The Address Translation mechanism is described beginning in Section 4.7.2.

\subsection*{4.3.1 Implicit Branch}

Explicitly altering certain MSR bits (using mtmsr), or explicitly altering TLB entries, certain System Registers and possibly other implementation-dependent registers, may have the side effect of changing the addresses, effective or real, from which the current instruction stream is being fetched. This side effect is called an implicit branch. For example, an mtmsr instruction that changes the value of \(\mathrm{MSR}_{\mathrm{CM}}\) may change the real address from which the current instruction stream is being fetched. The MSR bits and System Registers (excluding implementation-dependent registers) for which alteration can cause an implicit branch are indicated as such in Chapter 10. "Synchronization Requirements for Context Alterations" on page 625. Implicit branches are not supported by the Power ISA. If an implicit branch occurs, the results are boundedly undefined.

\subsection*{4.3.2 Address Wrapping Combined with Changing MSR Bit CM}

If the current instruction is at effective address \(2^{32-4}\) and is an mtmsr instruction that changes the contents of \(\mathrm{MSR}_{\mathrm{CM}}\), the effective address of the next sequential instruction is undefined.

\section*{Programming Note}

In the case described in the preceding paragraph, if an interrupt occurs before the next sequential instruction is executed, the contents of SRRO, CSRRO, or MCSRR0, as appropriate to the interrupt, are undefined.

\subsection*{4.4 Data Access}

The effective address for a data access is processed under control of \(\mathrm{MSR}_{\mathrm{DS}}\). The Address Translation mechanism is described beginning in Section 4.7.2.

Storage control attributes may also affect instruction fetch.

\subsection*{4.5 Performing Operations Out-of-Order}

An operation is said to be performed "in-order" if, at the time that it is performed, it is known to be required by
the sequential execution model. An operation is said to be performed "out-of-order" if, at the time that it is performed, it is not known to be required by the sequential execution model.

Operations are performed out-of-order by the processor on the expectation that the results will be needed by an instruction that will be required by the sequential execution model. Whether the results are really needed is contingent on everything that might divert the control flow away from the instruction, such as Branch, Trap, System Call, and Return From Interrupt instructions, and interrupts, and on everything that might change the context in which the instruction is executed.

Typically, the processor performs operations out-oforder when it has resources that would otherwise be idle, so the operation incurs little or no cost. If subsequent events such as branches or interrupts indicate that the operation would not have been performed in the sequential execution model, the processor abandons any results of the operation (except as described below).
In the remainder of this section, including its subsections, "Load instruction" includes the Cache Management and other instructions that are stated in the instruction descriptions to be "treated as a Load", and similarly for "Store instruction".

A data access that is performed out-of-order may correspond to an arbitrary Load or Store instruction (e.g., a Load or Store instruction that is not in the instruction stream being executed). Similarly, an instruction fetch that is performed out-of-order may be for an arbitrary instruction (e.g., the aligned word at an arbitrary location in instruction storage).
Most operations can be performed out-of-order, as long as the machine appears to follow the sequential execution model. Certain out-of-order operations are restricted, as follows.

\section*{- Stores}

Stores are not performed out-of-order (even if the Store instructions that caused them were executed out-of-order).
- Accessing Guarded Storage

The restrictions for this case are given in Section 4.8.1.1.

The only permitted side effects of performing an operation out-of-order are the following.
- A Machine Check that could be caused by in-order execution may occur out-of-order.
- Non-Guarded storage locations that could be fetched into a cache by in-order fetching or execution of an arbitrary instruction may be fetched out-of-order into that cache.

\subsection*{4.6 Invalid Real Address}

A storage access (including an access that is performed out-of-order; see Section 4.5) may cause a Machine Check if the accessed storage location contains an uncorrectable error or does not exist. See Section 5.6.2 on page 576.

\subsection*{4.7 Storage Control}

This section describes the address translation facility, access control, and storage control attributes.

Demand-paged virtual memory is supported, as well as a variety of other management schemes that depend on precise control of effective-to-real address translation and flexible memory protection. Translation misses and protection faults cause precise exceptions. Sufficient information is available to correct the fault and restart the faulting instruction.

The effective address space is divided into pages. The page represents the granularity of effective address translation, access control, and storage control attributes. Up to sixteen page sizes ( \(1 \mathrm{~KB}, 4 \mathrm{~KB}, 16 \mathrm{~KB}\), \(64 \mathrm{~KB}, 256 \mathrm{~KB}, 1 \mathrm{MB}, 4 \mathrm{MB}, 16 \mathrm{MB}, 64 \mathrm{MB}, 256 \mathrm{MB}, 1 \mathrm{~GB}\), 4GB, 16GB, 64GB, 256GB, 1TB) may be simultaneously supported. In order for an effective to real translation to exist, a valid entry for the page containing the effective address must be in the Translation Lookaside Buffer (TLB). Addresses for which no TLB entry exists cause TLB Miss exceptions.

\subsection*{4.7.1 Storage Control Registers}

In addition to the registers described below, the Machine State Register provides the IS and DS bits, that specify which of the two address spaces the respective instruction or data storage accesses are directed towards. MSR PR bit is also used by the storage access control mechanism.

\subsection*{4.7.1.1 Process ID Register}

The Process ID Register (PID) is a 32-bit register. Process ID Register bits are numbered 32 (most-significant bit) to 63 (least-significant bit). The Process ID Register provides a value that is used to construct a virtual address for accessing storage.

The Process ID Register can be read using mfspr and can be written using mtspr. An implementation may opt to implement only the least-significant \(n\) bits of the Process ID Register, where \(0 \leq n \leq 32\), and \(n\) must be the same as the number of implemented bits in the TID field of the TLB entry. The most-significant 32-n bits of the Process ID Register are treated as reserved.

Some implementations may support more than one Process ID Register. See User's Manual for the implementation.

\subsection*{4.7.1.2 Translation Lookaside Buffer}

The Translation Lookaside Buffer (TLB) is the hardware resource that controls translation, protection, and storage control attributes. The organization of the TLB (e.g. unified versus separate instruction and data, hierarchies, associativity, number of entries, etc.) is imple-mentation-dependent. Thus, the software for updating the TLB is also implementation-dependent. For the purposes of this discussion, a unified TLB organization is assumed. The differences for an implementation with separate instruction and data TLBs are for the most part obvious (e.g. separate instructions or separate index ranges for reading, writing, searching, and invalidating each TLB). For details on how to synchronize TLB updates with instruction execution see Chapter 10.

Maintenance of TLB entries is under software control. System software determines TLB entry replacement strategy and the format and use of any page state information. The TLB entry contains all the information required to identify the page, to specify the translation, to specify access controls, and to specify the storage control attributes. The format of the TLB entry is imple-mentation-dependent.

While the TLB is managed by software, an implementation may include partial or full hardware assist for TLB management (e.g. support of the Server environment's virtual memory architecture). However, such implementations should be able to disable such support with implementation-dependent software or hardware configuration mechanisms.

A TLB entry is written by copying information from a GPR or other implementation-dependent source, using a series of tlbwe instructions (see page 562). A TLB entry is read by copying information to a GPR or other implementation-dependent target, using a series of tlbre instructions (see page 560). Software can also search for specific TLB entries using the tlbsx instruction (see page 561). Writing, reading and searching the TLB is implementation-dependent.

Each TLB entry describes a page that is eligible for translation and access controls. Fields in the TLB entry fall into four categories:

■ Page identification fields (information required to identify the page to the hardware translation mechanism).
- Address translation fields
- Access control fields
- Storage attribute fields

While the fields in the TLB entry are required, no particular TLB entry format is formally specified. The tlbre and tlbwe instructions provide the ability to read or
write portions of individual entries. Below are shown the field definitions for the TLB entry.

\section*{Page Identification Fields}

\section*{Name Description}

EPN Effective Page Number (up to 54 bits)
Bits \(0: n-1\) of the EPN field are compared to bits \(0: n-1\) of the effective address (EA) of the storage access (where \(n=64-\) \(\log 2\) (page size in bytes) and page size is specified by the SIZE field of the TLB entry). See Table 1.
Note: Bits \(X: Y\) of the EPN field may be implemented, where \(X=0\) or \(X=32\), and \(Y \leq 53\). The number of bits implemented for EPN are not required to be the same number of bits as are implemented for RPN.
TS Translation Address Space
This bit indicates the address space this TLB entry is associated with. For instruction storage accesses, \(\mathrm{MSR}_{\text {IS }}\) must match the value of TS in the TLB entry for that TLB entry to provide the translation. Likewise, for data storage accesses, MSR \({ }_{\text {DS }}\) must match the value of TS in the TLB entry. For tlbsx and tlbivax instructions, an implementationdependent source provides the address space specification that must match the value of TS.
SIZE Page Size
The SIZE field specifies the size of the page associated with the TLB entry as \(4^{\text {SIZE }} \mathrm{KB}\), where \(0 \leq\) SIZE \(\leq 15\). Implementations may implement any one or more of these page sizes. See Table 1.
TID Translation ID (implementation-dependent size)
Field used to identify a shared page ( \(\mathrm{TID}=0\) ) or the owner's process ID of a private page (TID \(\neq 0\) ). See Section 4.7.2.
V Valid
This bit indicates that this TLB entry is valid and may be used for translation. The Valid bit for a given entry can be set or cleared with a tlbwe instruction; alternatively, the Valid bit for an entry may be cleared by a tlbivax instruction.

\section*{Translation Field}

\section*{Name Description}

RPN Real Page Number (up to 54 bits)
Bits \(0: n-1\) of the RPN field are used to replace bits \(0: n-1\) of the effective address to produce the real address for the storage access (where \(n=64-\log 2\) (page size in bytes) and page size is specified by the SIZE field of the TLB entry). Software must set unused loworder RPN bits (i.e. bits \(n: 53\) ) to 0 . See Section 4.7.3.
Note: Bits \(X: Y\) of the RPN field may be implemented, where \(\mathrm{X} \geq 0\) and \(53 \geq \mathrm{Y}\). The number of bits implemented for EPN are not required to be the same number of bits as are implemented for RPN.

Storage Control Bits (see Section 4.8 .3 on page 552)
Name Description
W Write-Through Required See Section 1.6.1 of Book II.
I Caching Inhibited See Section 1.6.2 of Book II.
M Memory Coherence Required See Section 1.6.3 of Book II.
G Guarded See Section 1.6.4 of Book II and Section 4.8.1.
E Endian Mode See Section 1.10.1 of Book I and Section 1.6.5 of Book II.
U0:U3 User-Definable Storage Control Attributes See Section 4.8.2.
Specifies implementation-dependent and sys-tem-dependent storage control attributes for the page associated with the TLB entry.
VLE Variable Length Encoding [Category: VLE] See Section 4.8.3 and Chapter 1 of Book VLE.

Access Control Fields
Name Description
UX User State Execute Enable See Section 4.7.4.1.

0 Instruction fetch and execution is not permitted from this page while \(M S R_{P R}=1\) and will cause an Execute Access Control exception type Instruction Storage interrupt.
1 Instruction fetch and execution is permitted from this page while \(M S R_{P R}=1\).

SX Supervisor State Execute Enable See Section 4.7.4.1.
0 Instruction fetch and execution is not permitted from this page while \(M S R_{P R}=0\) and will cause an Execute Access Control exception type Instruction Storage interrupt.
1 Instruction fetch and execution is permitted from this page while \(\mathrm{MSR}_{\mathrm{PR}}=1\).
UW User State Write Enable See Section 4.7.4.2.

0 Store operations, including dcba dcbz, and dcbzep are not permitted to this page when \(M_{\text {PRR }}=1\) and will cause a Write Access Control exception. Except as noted in Table 3 on page 550, a Write Access Control exception will cause a Data Storage interrupt.
1 Store operations, including dcba, dcbz, and dcbzep are permitted to this page when \(M S R_{P R}=1\).
SW Supervisor State Write Enable See Section 4.7.4.2.

0 Store operations, including dcba, dcbi, dcbz, and dcbzep are not permitted to this page when \(\mathrm{MSR}_{\mathrm{PR}}=0\). Store operations, including dcbi, dcbz, and dcbzep, will cause a Write Access Control exception. Except as noted in Table 3 on page 550, a Write Access Control exception will cause a Data Storage interrupt.
1 Store operations, including dcba, dcbi, \(\boldsymbol{d} \boldsymbol{c b z}\), and dcbzep, are permitted to this page when \(M S R_{P R}=0\).
UR User State Read Enable See Section 4.7.4.3.

0 Load operations (including load-class Cache Management instructions) are not permitted from this page when \(M S R_{P R}=1\) and will cause a Read Access Control exception. Except as noted in Table 3 on page 550, a Read Access Control exception will cause a Data Storage interrupt.
1 Load operations (including load-class Cache Management instructions) are permitted from this page when \(\mathrm{MSR}_{\mathrm{PR}}=1\).
SR Supervisor State Read Enable See Section 4.7.4.3.

0 Load operations (including load-class Cache Management instructions) are not permitted from this page when \(M S R_{P R}=0\) and will cause a Read Access Control exception. Except as noted in Table 3 on page 550, a Read Access Control exception will cause a Data Storage interrupt.
1 Load operations (including load-class Cache Management instructions) are permitted from this page when \(M S R_{P R}=0\).

\subsection*{4.7.2 Page Identification}

Instruction effective addresses are generated for sequential instruction fetches and for addresses that correspond to a change in program flow (branches, interrupts). Data effective addresses are generated by Load, Store, and Cache Management instructions. TLB Management instructions generate effective addresses to determine the presence of or to invalidate a specific TLB entry associated with that address.
The Valid (V) bit, Effective Page Number (EPN) field, Translation Space Identifier (TS) bit, Page Size (SIZE) field, and Translation ID (TID) field of a particular TLB entry identify the page associated with that TLB entry. Except as noted, all comparisons must succeed to validate this entry for subsequent translation and access control processing. Failure to locate a matching TLB entry based on this criteria for instruction fetches will result in an Instruction TLB Miss exception type Instruction TLB Error interrupt. Failure to locate a matching TLB entry based on this criteria for data storage accesses will result in a Data TLB Miss exception which may result in a Data TLB Error interrupt. Figure 8 on page 546 illustrates the criteria for a virtual address to match a specific TLB entry.
There are two address spaces, one typically associated with interrupt-related storage accesses and one typically associated with non-interrupt-related storage accesses. There are two bits in the Machine State Register, the Instruction Address Space bit (IS) and the Data Address Space bit (DS), that control which address space instruction and data storage accesses, respectively, are performed in, and a bit in the TLB entry (TS) that specifies which address space that TLB entry is associated with.

Load, Store, Cache Management, Branch, tlbsx, and tlbivax instructions and next-sequential-instruction fetches produce a 64-bit effective address. The virtual address space is extended from this 64-bit effective address space by prepending a one-bit address space identifier and a process identifier. For instruction fetches, the address space identifier is provided by \(M_{\text {IS }}\) and the process identifier is provided by the contents of the Process ID Register. For data storage accesses, the address space identifier is provided by the MSR \(_{\text {DS }}\) and the process identifier is provided by the contents of the Process ID Register. For tlbsx, and tlbivax instructions, the address space identifier and the process identifier are provided by implementationdependent sources.

This virtual address is used to locate the associated entry in the TLB. The address space identifier, the process identifier, and the effective address of the storage access are compared to the Translation Address Space bit (TS), the Translation ID field (TID), and the value in the Effective Page Number field (EPN), respectively, of each TLB entry.

The virtual address of a storage access matches a TLB entry if, for every TLB entry \(i\) in the congruence class specified by EA:
- the value of the address specifier for the storage access \(\left(\mathrm{MSR}_{\text {IS }}\right.\) for instruction fetches, \(\mathrm{MSR}_{\text {DS }}\) for data storage accesses, and implementationdependent source for tlbsx and tlbivax) is equal to the value of the TS bit of the TLB entry, and
- either the value of the process identifier (Process ID Register for instruction and data storage accesses, and implementation-dependent source for tlbsx and tlbivax) is equal to the value in the TID field of the TLB entry, or the value of the TID field of the TLB entry is equal to 0 , and
- the contents of bits \(0: n-1\) of the effective address of the storage or TLB access are equal to the value of bits \(0: n-1\) of the EPN field of the TLB entry (where \(n=64-\log _{2}\) (page size in bytes) and page size is specified by the value of the SIZE field of the TLB entry). See Table 1.

A TLB Miss exception occurs if there is no valid entry in the TLB for the page specified by the virtual address (Instruction or Data TLB Error interrupt). Although the possibility to place multiple entries into the TLB that
match a specific virtual address exists, assuming a setassociative or fully-associative organization, doing so is a programming error and the results are undefined.
\begin{tabular}{|c|c|c|}
\hline SIZE & \[
\begin{aligned}
& \text { Page Size } \\
& \left(4^{\text {SIZE }} \text { KB }\right)
\end{aligned}
\] & EA to EPN Comparison (bits 0:53-2¥SIZE) \\
\hline = Ob0000 & 1KB & \(\mathrm{EPN}_{0: 53}=\) ? \(\mathrm{EA}_{0: 53}\) \\
\hline = 0 b0001 & 4KB & \(\mathrm{EPN}_{0: 51}=\) ? \(\mathrm{EA}_{0: 51}\) \\
\hline = 0 b0010 & 16KB & \(\mathrm{EPN}_{0: 49}=\) ? \(\mathrm{EA}_{0: 49}\) \\
\hline = 0 b0011 & 64 KB & \(\mathrm{EPN}_{0: 47}=\) ? \(\mathrm{EA}_{0: 47}\) \\
\hline = Ob0100 & 256KB & \(\mathrm{EPN}_{0: 45}=\) ? \(\mathrm{EA}_{0: 45}\) \\
\hline =0b0101 & 1 MB & \(\mathrm{EPN}_{0: 43}=\) ? \(\mathrm{EA}_{0: 43}\) \\
\hline = Ob0110 & 4MB & \(\mathrm{EPN}_{0: 41}=\) ? \(\mathrm{EA}_{0: 41}\) \\
\hline = Ob0111 & 16MB & \(\mathrm{EPN}_{0: 39}=\) ? EA \(\mathrm{EA}_{0: 39}\) \\
\hline = Ob1000 & 64 MB & \(\mathrm{EPN}_{0: 37}=\) ? \(\mathrm{EA}_{0: 37}\) \\
\hline =0b1001 & 256MB & \(\mathrm{EPN}_{0: 35}=\) ? \(\mathrm{EA}_{0: 35}\) \\
\hline =0b1010 & 1GB & \(\mathrm{EPN}_{0: 33}=\) ? \(\mathrm{EA}_{0: 33}\) \\
\hline =0b1011 & 4GB & \(\mathrm{EPN}_{0: 31}=\) ? \(\mathrm{EA}_{0: 31}\) \\
\hline = Ob1100 & 16GB & \(\mathrm{EPN}_{0: 29}=\) ? \(\mathrm{EA}_{0} \mathbf{0} 29\) \\
\hline = Ob1101 & 64GB & \(\mathrm{EPN}_{0: 27}=\) ? \(\mathrm{EA}_{0: 27}\) \\
\hline = Ob1110 & 256GB & \(\mathrm{EPN}_{0: 25}=\) ? \(\mathrm{EA}_{0: 25}\) \\
\hline =0b1111 & 1TB & \(\mathrm{EPN}_{0: 23}=\) ? \(\mathrm{EA}_{0: 23}\) \\
\hline
\end{tabular}


Figure 8. Virtual Address to TLB Entry Match Process


Figure 9. Effective-to-Real Address Translation Flow

\subsection*{4.7.3 Address Translation}

A program references memory by using the effective address computed by the processor when it executes a Load, Store, Cache Management, or Branch instruction, and when it fetches the next instruction. The effective address is translated to a real address according to the procedures described in this section. The storage subsystem uses the real address for the access. All storage access effective addresses are translated to real addresses using the TLB mechanism. See Figure 9.

If the virtual address of the storage access matches a TLB entry in accordance with the selection criteria specified in Section 4.7.2, the value of the Real Page Number field (RPN) of the selected TLB entry provides the real page number portion of the real address. Let \(n=64-\log _{2}\) (page size in bytes) where page size is specified by the SIZE field of the TLB entry. Bits \(n: 63\) of the effective address are appended to bits \(0: n-1\) of the 54bit RPN field of the selected TLB entry to produce the 64-bit real address (i.e. \(R A=R P N_{0: n-1} \| E A_{n: 63}\) ). The page size is determined by the value of the SIZE field of the selected TLB entry. See Table 2.

The rest of the selected TLB entry provides the access control bits (UX, SX, UW, SW, UR, SR), and storage control attributes (U0, U1, U2, U3, W, I, M, G, E) for the storage access. The access control bits and storage attribute bits specify whether or not the access is allowed and how the access is to be performed. See Sections 4.7.4 and 4.7.5.

The Real Page Number field (RPN) of the matching TLB entry provides the translation for the effective address of the storage access. Based on the setting of the SIZE field of the matching TLB entry, the RPN field replaces the corresponding most-significant N bits of the effective address (where \(\mathrm{N}=64-\log _{2}\) (page size)), as shown in Table 2, to produce the 64-bit real address that is to be presented to main storage to perform the storage access.
\begin{tabular}{|c|c|c|c|}
\hline SIZE & \[
\begin{gathered}
\text { Page } \\
\text { Size } \\
\left(4^{\text {SIZE }}\right. \\
\text { KB })
\end{gathered}
\] & RPN Bits Required to be Equal to 0 & Real Address \\
\hline \(=0 \mathrm{~b} 0000\) & 1 KB & none & \(\mathrm{RPN}_{0: 53} \mathrm{I\mid} \mathrm{EA}_{54: 63}\) \\
\hline \(=0 \mathrm{~b} 0001\) & 4KB & \(\mathrm{RPN}_{52: 53}=0\) & \(\mathrm{RPN}_{0: 51} \mathrm{II}^{\text {E }} \mathrm{A}_{52: 63}\) \\
\hline =0b0010 & 16KB & RPN \({ }_{50: 53}=0\) & RPN \(0: 49\) || \(\mathrm{EA}_{50: 63}\) \\
\hline =0b0011 & 64KB & \(\mathrm{RPN}_{48: 53}=0\) & \(\mathrm{RPN}_{0: 47}| | \mathrm{EA}_{48: 63}\) \\
\hline = Ob0100 & 256KB & \(\mathrm{RPN}_{46: 53}=0\) & \(\mathrm{RPN}_{0: 45}\) || EA \(\mathrm{A}_{46: 63}\) \\
\hline = 0b0101 & 1MB & RPN \({ }_{44: 53}=0\) & \(\mathrm{RPN}_{0: 43} \mathrm{II} \mathrm{EA}_{44: 63}\) \\
\hline =0b0110 & 4MB & RPN \(42: 53=0\) & \(\mathrm{RPN}_{0: 41}| | E A_{42: 63}\) \\
\hline =0b0111 & 16MB & RPN \({ }_{40: 53}=0\) & \(\mathrm{RPN}_{0: 39}| | E_{40: 63}\) \\
\hline = Ob1000 & 64MB & \(\mathrm{RPN}_{38: 53}=0\) & RPN \(0: 37\) || EA \(\mathrm{EA}_{3} \mathbf{6 3}\) \\
\hline =0b1001 & 256MB & \(\mathrm{RPN}_{36: 53}=0\) & \(\mathrm{RPN}_{0: 35}\) || EA \(\mathrm{ES6}_{36} 6\) \\
\hline = Ob1010 & 1GB & RPN \({ }_{34: 53}=0\) & \(\mathrm{RPN}_{0: 33}| | \mathrm{EA}_{34} \mathbf{4} 63\) \\
\hline =0b1011 & 4GB & \(\mathrm{RPN}_{32: 53}=0\) & \(\mathrm{RPN}_{0: 31}| | E_{32: 63}\) \\
\hline = Ob1100 & 16GB & \(\mathrm{RPN}_{30: 53}=0\) & \(\mathrm{RPN}_{0: 29}| | E^{30: 63}\) \\
\hline =0b1101 & 64GB & RPN \({ }_{28: 53}=0\) & RPN \({ }_{0: 27}| | E^{28: 63}\) \\
\hline =0b1110 & 256GB & \(\mathrm{RPN}_{26: 53}=0\) & \(\mathrm{RPN}_{0: 25}\) || \(\mathrm{EA}_{26: 63}\) \\
\hline =0b1111 & 1TB & \(\mathrm{RPN}_{24: 53}=0\) & \(\mathrm{RPN}_{0: 23}| | E^{24: 63}\) \\
\hline
\end{tabular}


Figure 10. Access Control Process

\subsection*{4.7.4 Storage Access Control}

After a matching TLB entry has been identified, an access control mechanism selectively grants shared access, grants execute access, grants read access, grants write access, and prohibits access to areas of storage based on a number of criteria. Figure 10 illustrates the access control process and is described in detail in Sections 4.7.4.1 through 4.7.4.5.

An Execute, Read, or Write Access Control exception occurs if the appropriate TLB entry is found but the access is not allowed by the access control mechanism (Instruction or Data Storage interrupt). See Section 5.6 for additional information about these and other interrupt types. In certain cases, Execute, Read, and Write Access Control exceptions may result in the restart of (re-execution of at least part of) a Load or Store instruction.

Some implementation may provide additional access control capabilities beyond that described here.

\subsection*{4.7.4.1 Execute Access}

The UX and SX bits of the TLB entry control execute access to the page (see Table 3).

Instructions may be fetched and executed from a page in storage while in user state \(\left(M S R_{P R}=1\right)\) if the \(U X\) access control bit for that page is equal to 1 . If the UX access control bit is equal to 0 , then instructions from that page will not be fetched, and will not be placed into any cache as the result of a fetch request to that page while in user state.

Instructions may be fetched and executed from a page in storage while in supervisor state \(\left(M S R_{P R}=0\right)\) if the SX access control bit for that page is equal to 1 . If the SX access control bit is equal to 0 , then instructions from that page will not be fetched, and will not be placed into any cache as the result of a fetch request to that page while in supervisor state.

Instructions from no-execute storage may be in the instruction cache if they were fetched into that cache when their effective addresses were mapped to execute permitted storage. Software need not flush a page from the instruction cache before marking it no-execute.

Furthermore, if the sequential execution model calls for the execution of an instruction from a page that is not enabled for execution (i.e. \(U X=0\) when \(M S R_{P R}=1\) or \(S X=0\) when \(M S R_{P R}=0\) ), an Execute Access Control exception type Instruction Storage interrupt is taken.

\subsection*{4.7.4.2 Write Access}

The UW and SW bits of the TLB entry control write access to the page (seeTable 3 ).

Store operations (including Store-class Cache Management instructions) are permitted to a page in storage while in user state ( \(\mathrm{MSR}_{\mathrm{PR}}=1\) ) if the UW access control bit for that page is equal to 1 . If the UW access control bit is equal to 0 , then execution of the Store instruction is suppressed and a Write Access Control exception type Data Storage interrupt is taken.

Store operations (including Store-class Cache Management instructions) are permitted to a page in storage while in supervisor state \(\left(\mathrm{MSR}_{\mathrm{PR}}=0\right)\) if the SW access control bit for that page is equal to 1 . If the SW access control bit is equal to 0 , then execution of the Store instruction is suppressed and a Write Access Control exception type Data Storage interrupt is taken.

\subsection*{4.7.4.3 Read Access}

The UR and SR bits of the TLB entry control read access to the page (see Table 3).

Load operations (including Load-class Cache Management instructions) are permitted from a page in storage while in user state ( \(M S R_{P R}=1\) ) if the UR access control bit for that page is equal to 1 . If the UR access control bit is equal to 0 , then execution of the Load instruction is suppressed and a Read Access Control exception type Data Storage interrupt is taken.

Load operations (including Load-class Cache Management instructions) are permitted from a page in storage while in supervisor state ( \(\mathrm{MSR}_{\mathrm{PR}}=0\) ) if the SR access control bit for that page is equal to 1 . If the \(S R\) access control bit is equal to 0 , then execution of the Load instruction is suppressed and a Read Access Control exception type Data Storage interrupt is taken.

\subsection*{4.7.4.4 Storage Access Control Applied to Cache Management Instructions}
\(\boldsymbol{d c b i}, \boldsymbol{d c b z}\), and dcbzep instructions are treated as Stores since they can change data (or cause loss of data by invalidating a dirty line). As such, they both can cause Write Access Control exception type Data Storage interrupts. If an implementation first flushes a line before invalidating it during a dcbi, the dcbi is treated as a a Load since the data is not modified.
dcba instructions are treated as Stores since they can change data. As such, they can cause Write Access Control exceptions. However, such exceptions will not result in a Data Storage interrupt.
icbi and icbiep instructions are treated as Loads with respect to protection. As such, they can cause Read Access Control exception type Data Storage interrupts.
dcbt, dcbtep, dcbtst, dcbtstep, and icbt instructions are treated as Loads with respect to protection. As such, they can cause Read Access Control exceptions. However, such exceptions will not result in a Data Storage interrupt.
dcbf, dcbfep, dcbst, and dcbstep instructions are treated as Loads with respect to protection. Flushing or storing a line from the cache is not considered a Store since the store has already been done to update the cache and the dcbf, dcbfep, dcbst, or dcbstep instruction is only updating the copy in main storage. As a Load, they can cause Read Access Control exception type Data Storage interrupts.

Table 3: Storage Access Control Applied to Cache Instructions
\begin{tabular}{l|l|l}
\hline Instruction & \begin{tabular}{l} 
Read Protection \\
Violation
\end{tabular} & \begin{tabular}{c} 
Write Protection \\
Violation
\end{tabular} \\
\hline dcba & No & Yes \(^{2}\) \\
\hline dcbf & Yes & No \\
\hline dcbfep & Yes & No \\
\hline dcbi & Yes \(^{3}\) & Yes \(^{3}\) \\
\hline dcblc & Yes & No \\
\hline dcbst & Yes & No \\
\hline dcbstep & Yes & No \\
\hline dcbt & Yes \(^{1}\) & No \\
\hline dcbtep & Yes \({ }^{1}\) & No \\
\hline dcbtls & Yes & No \\
\hline dcbtst & Yes \({ }^{1}\) & No \\
\hline dcbtstep & Yes \({ }^{1}\) & No \\
\hline dcbtstls & Yes \({ }^{4}\) & Yes \({ }^{4}\) \\
\hline dcbz & No & Yes \\
\hline dcbzep & No & Yes \\
\hline dci & No & No \\
\hline icbi & Yes & No \\
\hline icbiep & Yes & No \\
\hline icblc & Yes \({ }^{5}\) & No \\
\hline icbt & Yes \({ }^{1}\) & No \\
\hline icbtls & Yes \({ }^{5}\) & No \\
\hline ici & No & No \\
\hline lats & ep, & \\
\hline
\end{tabular}
1. dcbt, dcbtep, dcbtst, dcbtstep, and icbt may cause a Read Access Control exception but does not result in a Data Storage interrupt.
2. dcba may cause a Write Access Control exception but does not result in a Data Storage interrupt.
3. dcbi may cause a Read or Write Access Control Exception based on whether the data is flushed prior to invalidation.
4. It is implementation-dependent whether dcbtstls is treated as a Load or a Store.
5. icbtls and icblc require execute or read access.

\subsection*{4.7.4.5 Storage Access Control Applied to String Instructions}

When the string length is zero, neither Iswx nor stswx can cause Data Storage interrupts.

\subsection*{4.7.5 TLB Management}

No format for the Page Tables or the Page Table Entries is implied. Software has significant flexibility in implementing a custom replacement strategy. For example, software may choose to lock TLB entries that correspond to frequently used storage, so that those entries are never cast out of the TLB and TLB Miss exceptions to those pages never occur. At a minimum, software must maintain an entry or entries for the Instruction and Data TLB Error interrupt handlers.

TLB management is performed in software with some hardware assist. This hardware assist consists of a minimum of:
- Automatic recording of the effective address causing a TLB Miss exception. For Instruction TLB Miss exceptions, the address is saved in the Save/ Restore Register 0. For Data TLB Miss exceptions, the address is saved in the Data Exception Address Register.
- Instructions for reading, writing, searching, invalidating, and synchronizing the TLB (see Section 4.9.4.1).

This Note suggests one example for managing reference and change recording.

When performing physical page management, it is useful to know whether a given physical page has been referenced or altered. Note that this may be more involved than whether a given TLB entry has been used to reference or alter memory, since multiple TLB entries may translate to the same physical page. If it is necessary to replace the contents of some physical page with other contents, a page which has been referenced (accessed for any purpose) is more likely to be maintained than a page which has never been referenced. If the contents of a given physical page are to be replaced, then the contents of that page must be written to the backing store before replacement, if anything in that page has been changed. Software must maintain records to control this process.

Similarly, when performing TLB management, it is useful to know whether a given TLB entry has been referenced. When making a decision about which entry to cast-out of the TLB, an entry which has been referenced is more likely to be maintained in the TLB than an entry which has never been referenced.
Execute, Read and Write Access Control exceptions may be used to allow software to maintain reference information for a TLB entry and for its associated physical page. The entry is built, with its UX, SX, UR, SR, UW, and SW bits off, and the index and effective page number of the entry retained by software. The first
attempt of application code to use the page will cause an Access Control exception (because the entry is marked "No Execute", "No Read", and "No Write"). The Instruction or Data Storage interrupt handler records the reference to the TLB entry and to the associated physical page in a software table, and then turns on the appropriate access control bit. An initial read from the page could be handled by only turning on the appropriate UR or SR access control bits, leaving the page "read-only". Subsequent execute, read, or write accesses to the page via this TLB entry will proceed normally.
In a demand-paged environment, when the contents of a physical page are to be replaced, if any storage in that physical page has been altered, then the backing storage must be updated. The information that a physical page is dirty is typically recorded in a "Change" bit for that page.

Write Access Control exceptions may be used to allow software to maintain change information for a physical page. For the example just given for reference recording, the first write access to the page via the TLB entry will create a Write Access Control exception type Data Storage interrupt. The Data Storage interrupt handler records the change status to the physical page in a software table, and then turns on the appropriate UW and SW bits. All subsequent accesses to the page via this TLB entry will proceed normally.

\subsection*{4.8 Storage Control Attributes}

This section describes aspects of the storage control attributes that are relevant only to privileged software programmers. The rest of the description of storage control attributes may be found in Section 1.6 of Book II and subsections.

\subsection*{4.8.1 Guarded Storage}

Storage is said to be "well-behaved" if the corresponding real storage exists and is not defective, and if the effects of a single access to it are indistinguishable from the effects of multiple identical accesses to it. Data and instructions can be fetched out-of-order from well-behaved storage without causing undesired side effects.

Storage is said to be Guarded if the G bit is 1 in the TLB entry that translates the effective address.
In general, storage that is not well-behaved should be Guarded. Because such storage may represent a control register on an I/O device or may include locations that do not exist, an out-of-order access to such storage may cause an I/O device to perform unintended operations or may result in a Machine Check.
Instruction fetching is not affected by the G bit. Software must set guarded pages to no execute (i.e. UX=0 and \(S X=0\) ) to prevent instruction fetching from guarded storage.
The following rules apply to in-order execution of Load and Store instructions for which the first byte of the storage operand is in storage that is both Caching Inhibited and Guarded.

■ Load or Store instruction that causes an atomic access

If any portion of the storage operand has been accessed, the instruction completes before the interrupt occurs if any of the following exceptions is pending.
■ External, Decrementer, Critical Input, Machine Check, Fixed-Interval Timer, Watchdog Timer, Debug, or Imprecise mode Floating-Point or Auxiliary Processor Enabled
- Load or Store instruction that causes an Alignment exception, a Data TLB Error exception, or that causes a Data Storage exception.

The portion of the storage operand that is in Caching Inhibited and Guarded storage is not accessed.

\subsection*{4.8.1.1 Out-of-Order Accesses to Guarded Storage}

In general, Guarded storage is not accessed out-oforder. The only exceptions to this rule are the following.

\section*{Load Instruction}

If a copy of any byte of the storage operand is in a cache then that byte may be accessed in the cache or in main storage.

\subsection*{4.8.2 User-Definable}

User-definable storage control attributes control userdefinable and implementation-dependent behavior of the storage system. These bits are both implementa-tion-dependent and system-dependent in their effect. They may be used in any combination and also in combination with the other storage attribute bits.

\subsection*{4.8.3 Storage Control Bits}

Storage control attributes are specified on a per-page basis. These attributes are specified in storage control bits in the TLB entries. The interpretation of their values is given in Figure 11.
\begin{tabular}{|c|c|}
\hline Bit & Storage Control Attribute \\
\hline W \({ }^{1}\) & \begin{tabular}{l}
0 - not Write Through Required \\
1 - Write Through Required
\end{tabular} \\
\hline I & \begin{tabular}{l}
0 - not Caching Inhibited \\
1-Caching Inhibited
\end{tabular} \\
\hline \(\mathrm{M}^{2}\) & \begin{tabular}{l}
0 - not Memory Coherence Required \\
1 - Memory Coherence Required
\end{tabular} \\
\hline G & \begin{tabular}{l}
0 - not Guarded \\
1 - Guarded
\end{tabular} \\
\hline \(E^{3}\) & \begin{tabular}{l}
0 - Big-Endian \\
1 - Little-Endian
\end{tabular} \\
\hline U0-U3 \({ }^{4}\) & User-Definable \\
\hline VLE \({ }^{5}\) & 0 - non Variable Length Encoding (VLE). 1 - VLE \\
\hline \[
\begin{array}{ll}
\hline 1 & \text { Support } \\
& \text { Implem } \\
\text { treat the } \\
& \text { be 0. } \\
2 & \text { Support } \\
& \text { tions the } \\
& \text { mentatic } \\
\text { attribute } \\
3 & \text { setting I } \\
4 & \text { [Catego } \\
5 & \text { Support } \\
\text { [Catego }
\end{array}
\] & \begin{tabular}{l}
for the 1 value of the W bit is optional. ntations that do not support the 1 value bit as reserved and assume its value to \\
of the 1 value is optional for implementado not support multiprocessing, implens that do not support this storage assume the value of the bit to be 0 , and \(=1\) in a TLB entry will have no effect. \\
y: Embedded.Little-Endian] for these attributes is optional. \\
\(y\) : VLE]
\end{tabular} \\
\hline
\end{tabular}

Figure 11. Storage control bits
In Section 4.8.3.1 and 4.8.3.2, "access" includes accesses that are performed out-of-order.

\section*{Programming Note}

In a uniprocessor system in which only the processor has caches, correct coherent execution does not require the processor to access storage as Memory Coherence Required, and accessing storage as not Memory Coherence Required may give better performance.

\subsection*{4.8.3.1 Storage Control Bit Restrictions}

All combinations of \(\mathrm{W}, \mathrm{I}, \mathrm{M}, \mathrm{G}\), and E values are permitted except those for which both W and I are 1 .

\section*{Programming Note}

If an application program requests both the Write Through Required and the Caching Inhibited attributes for a given storage location, the operating system should set the I bit to 1 and the W bit to 0 .

At any given time, the value of the I bit must be the same for all accesses to a given real page.

Accesses to the same storage location using two effective addresses for which the W bit differs meet the memory coherence requirements described in Section 1.6.3 of Book II if the accesses are performed by a single processor. If the accesses are performed by two or more processors, coherence is enforced by the hardware only if the W bit is the same for all the accesses.

At any given time, data accesses to a given real page may use both Endian modes. When changing the Endian mode of a given real page for instruction fetching, care must be taken to prevent accesses while the change is made and to flush the instruction cache(s) after the change has been completed.

\subsection*{4.8.3.2 Altering the Storage Control Bits}

When changing the value of the I bit for a given real page from 0 to 1 , software must set the I bit to 1 and then flush all copies of locations in the page from the caches using dcbf, dcbfep, or dcbi, and icbi or icbiep before permitting any other accesses to the page.
When changing the value of the W bit for a given real page from 0 to 1 , software must ensure that no processor modifies any location in the page until after all copies of locations in the page that are considered to be modified in the data caches have been copied to main storage using dcbst, dcbstep, dcbf, dcbfep, or dcbi.

When changing the value of the \(M\) bit for a given real page, software must ensure that all data caches are consistent with main storage. The actions required to do this to are system-dependent.

\section*{Programming Note}

For example, when changing the M bit in some directory-based systems, software may be required to execute dcbf or dcbfep on each processor to flush all storage locations accessed with the old \(M\) value before permitting the locations to be accessed with the new \(M\) value.

\subsection*{4.9 Storage Control Instructions}

\subsection*{4.9.1 Cache Management Instructions}

This section describes aspects of cache management that are relevant only to privileged software programmers.
For a dcbz or dcba instruction that causes the target block to be newly established in the data cache without being fetched from main storage, the processor need not verify that the associated real address is valid. The existence of a data cache block that is associated with an invalid real address (see Section 4.6) can cause a
delayed Machine Check interrupt or a delayed Checkstop.
Each implementation provides an efficient means by which software can ensure that all blocks that are considered to be modified in the data cache have been copied to main storage before the processor enters any power conserving mode in which data cache contents are not maintained.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{5}{|l|}{Data Cache Block Invalidate} & \multicolumn{2}{|r|}{X-form} \\
\hline \multicolumn{7}{|l|}{dcbi RA,RB} \\
\hline 31 & III & RA & RB & & 470 & 1 \\
\hline 0 & 6 & 11 & 16 & 21 & & 31 \\
\hline
\end{tabular}
```

if RA=0 then b \leftarrow
else }\quad\textrm{b}\leftarrow(RA
EA \leftarrow b + (RB)
InvalidateDataCacheBlock( EA )

```

Let the effective address (EA) be the sum (RA|0)+(RB).
If the block containing the byte addressed by EA is in storage that is Memory Coherence Required and a block containing the byte addressed by EA is in the data cache of any processors, then the block is invalidated in those data caches. On some implementations, before the block is invalidated, if any locations in the block are considered to be modified in any such data cache, those locations are written to main storage and additional locations in the block may be written to main storage.
If the block containing the byte addressed by EA is in storage that is not Memory Coherence Required and a block containing the byte addressed by EA is in the data cache of this processor, then the block is invalidated in that data cache. On some implementations, before the block is invalidated, if any locations in the block are considered to be modified in that data cache, those locations are written to main storage and additional locations in the block may be written to main storage.
The function of this instruction is independent of whether the block containing the byte addressed by EA is in storage that is Write Through Required or Caching Inhibited.
This instruction is treated as a Store (see Section 4.7.4.4) on implementations that invalidate a block without first writing to main storage all locations in the block that are considered to be modified in the data
cache, except that the invalidation is not ordered by mbar. On other implementations this instruction is treated as a Load (see the section cited above).

If a processor holds a reservation and some other processor executes a dcbi to the same reservation granule, whether the reservation is lost is undefined.
dcbi may cause a cache locking exception, the details of which are implementation-dependent.
This instruction is privileged.
Special Registers Altered:
None

\subsection*{4.9.2 Cache Locking [Category: Embedded Cache Locking]}

The Embedded Cache Locking category defines instructions and methods for locking cache blocks for frequently used instructions and data. Cache locking allows software to instruct the cache to keep latency sensitive data readily available for fast access. This is accomplished by marking individual cache blocks as locked.

A locked block differs from a normal block in the cache in the following way:
- blocks that are locked in the cache do not participate in the normal replacement policy when a block must be replaced.

\subsection*{4.9.2.1 Lock Setting and Clearing}

Blocks are locked into the cache by software using Cache Locking instructions. The following instructions are provided to lock data items into the data and instruction cache:

■ dcbtls - Data cache block touch and lock set.
■ dcbtstls - Data cache block touch for store and lock set.
■ icbtls - Instruction cache block touch and lock set.
The RA and RB operands in these instructions are used to identify the block to be locked. The CT field indicates which cache in the cache hierarchy should be targeted. (See Section 3.2 of Book II.)

These instructions are similar in nature to the dcbt, dcbtst, and icbt instructions, but are not hints and thus locking instructions do not execute speculatively and may cause additional exceptions. For unified caches, both the instruction lock set and the data lock set target the same cache.

Similarly, blocks are unlocked from the cache by software using Lock Clear instructions. The following instructions are provided to unlock instructions and data in their respective caches:

■ dcblc - Data cache block lock clear.
■ icblc - Instruction cache block lock clear.
The RA and RB operands in these instructions are used to identify the block to be unlocked. The CT field indicates which cache in the cache hierarchy should be targeted.
Additionally, an implementation-dependent method can be provided for software to clear all the locks in the cache.

An implementation is not required to unlock blocks that contain data that has been invalidated unless it is explicitly unlocked with a dcblc or icblc instruction; if the implementation does not unlock the block upon invalidation, the block remains locked even though it contains invalid data. If the implementation does not clear locks when the associated block is invalidated,
the method of locking is said to be persistent; otherwise it is not persistent. An implementation may choose to implement locks as persistent or not persistent; however, the preferred method is persistent.

It is implementation-dependent if cache blocks are implicitly unlocked in the following ways:
- A locked block is invalidated as the result of a dcbi, dcbf, dcbfep, icbi, or icbiep instruction.
- A locked block is evicted because of an overlocking condition.
- A snoop hit on a locked block that requires the block to be invalidated. This can occur because the data the block contains has been modified external to the processor, or another processor has explicitly invalidated the block.
- The entire cache containing the locked block is invalidated.

\subsection*{4.9.2.2 Error Conditions}

Setting locks in the cache can fail for a variety of reasons. A Lock Set instruction addressing a byte in storage that is not allowed to be accessed by the storage access control mechanism (see Section 4.7.4) will cause a Data Storage interrupt (DSI). Addresses referenced by Cache Locking instructions are always translated as data references; therefore, icbtls instructions that fail to translate or are not allowed by the storage access control mechanism cause Data TLB Error interrupts and Data Storage interrupts, respectively. Additionally, cache locking and clearing operations can fail due to non-privileged access. The methods for determining other failure conditions such as unable-to-lock or overlocking (see below), is implementation-dependent.

When a Cache Locking instruction is executed in user mode and MSR \({ }_{\text {UCLE }}\) is 0 , a Data Storage interrupt occurs and one of the following ESR bits is set to 1 .

\section*{Bit Description}
\(42 \boldsymbol{D L K} \boldsymbol{K}_{0}\)
0 Default setting.
1 A dcbtls, dcbtst/s, or dcblc instruction was executed in user mode.

\section*{43 DLK \(\boldsymbol{1}_{1}\)}

0 Default setting.
1 An icbtls or icblc instruction was executed in user mode.

\subsection*{4.9.2.2.1 Overlocking}

If no exceptions occur for the execution of an dcbt/s, dcbtstls, or icbtls instruction, an attempt is made to lock the specified block into the cache. If all of the available cache blocks into which the specified block may be
loaded are already locked, an overlocking condition occurs. The overlocking condition may be reported in an implementation-dependent manner.
If an overlocking condition occurs, it is implementationdependent whether the specified block is not locked into the cache or if another locked block is evicted and the specified block is locked.

The selection of which block is replaced in an overlocking situation is implementation-dependent. The overlocking condition is still said to exist, and is reflected in any implementation-dependent overlocking status.

An attempt to lock a block that is already present and valid in the cache will not cause an overlocking condition.

If a cache block is to be loaded because of an instruction other than a Cache Management or Cache Locking instruction and all available blocks into which the block can be loaded are locked, the instruction executes and completes, but no cache blocks are unlocked and the block is not loaded into the cache.

\section*{Programming Note}

Since caches may be shared among processors, an overlocking condition may occur when loading a block even though a given processor has not locked all the available cache blocks. Similarly. blocks may be unlocked as a result of invalidations by other processors.

\subsection*{4.9.2.2.2 Unable-to-lock and Unable-to-unlock Conditions}

If no exceptions occur and no overlocking condition exists, an attempt to set or unlock a lock may fail if any of the following are true:
■ The target address is marked Caching Inhibited, or the storage attributes of the address use a coherency protocol that does not support locking.
- The target cache is disabled or not present.
- The CT field of the instructions contains a value not supported by the implementation.
- Any other implementation-specific error conditions are detected.

If an unable-to-lock or unable-to-unlock condition occurs, the lock set or unlock instruction is treated as a no-op and the condition may be reported in an imple-mentation-dependent manner.

\subsection*{4.9.2.3 Cache Locking Instructions}

\section*{Data Cache Block Touch and Lock Set}
\(X\)-form
dcbtls CT,RA,RB
\begin{tabular}{|l|l|l|l|l|l|l|}
\hline 31 & \(l\) & CT & RA & RB & & 166 \\
\hline & & 7 & 11 & & 16 & 21 \\
\hline
\end{tabular}

Let the effective address (EA) be the sum (RA|0)+(RB).
The dcbtls instruction provides a hint that the program will probably soon load from the block containing the byte addressed by EA, and that the block containing the byte addressed by EA is to be loaded and locked into the cache specified by the CT field. (See Section 3.2 of Book II.) If the CT field is set to a value not supported by the implementation, no operation is performed.

If the block already exists in the cache, the block is locked without accessing storage. If the block is in a storage location that is Caching Inhibited, then no cache operation is performed. An unable-to-lock condition may occur (see Section 4.9.2.2.2), or an overlocking condition may occur (see Section 4.9.2.2.1).
The dcbtls instruction may complete before the operation it causes has been performed.

The instruction is treated as a Load.
This instruction is privileged unless the Embedded Cache Locking.User Mode category is supported. If the Embedded Cache Locking.User Mode category is supported, this instruction is privileged only if \(M_{\text {UCLE }}=0\).

\section*{Special Registers Altered:}

None
Data Cache Block Touch for Store and
Lock Set
X-form

Let the effective address (EA) be the sum (RA|0)+(RB).
The dcbtstls instruction provides a hint that the program will probably soon store to the block containing the byte addressed by EA, and that the block containing the byte addressed by EA is to be loaded and locked into the cache specified by the CT field. (See Section 3.2 of Book II.) If the CT field is set to a value not supported by the implementation, no operation is performed.
If the block already exists in the cache, the block is locked without accessing storage. If the block is in a storage location that is Caching Inhibited, then no cache operation is performed. An unable-to-lock condition may occur (see Section 4.9.2.2.2), or an overlocking condition may occur (see Section 4.9.2.2.1).
The dcbtstls instruction may complete before the operation it causes has been performed.

It is implementation-dependent whether the instruction is treated as a Load or a Store.

This instruction is privileged unless the Embedded Cache Locking.User Mode category is supported. If the Embedded Cache Locking.User Mode category is supported, this instruction is privileged only if \(\mathrm{MSR}_{\text {UCLE }}=0\).

\section*{Special Registers Altered:}

None

\section*{Instruction Cache Block Touch and Lock Set X-form}
icbtls CT,RA,RB


Let the effective address (EA) be the sum (RA|0)+(RB).
The icbtls instruction causes the block containing the byte addressed by EA to be loaded and locked into the instruction cache specified by CT, and provides a hint that the program will probably soon execute code from the block. See Section 3.2 of Book II for a definition of the CT field.

If the block already exists in the cache, the block is locked without refetching from memory. If the block is in storage that is Caching Inhibited, no cache operation is performed.

This instruction treated as a Load (see Section 3.2), except that the system instruction storage error handler is not invoked.

An unable-to-lock condition may occur (see Section 4.9.2.2.2), or an overlocking condition may occur (see Section 4.9.2.2.1).

This instruction is privileged unless the Embedded Cache Locking.User Mode category is supported. If the Embedded Cache Locking.User Mode category is supported, this instruction is privileged only if MSR UCLE \(=0\).

\section*{Special Registers Altered:}

None

Instruction Cache Block Lock Clear
X-form
icblc \(\mathrm{CT}, \mathrm{RA}, \mathrm{RB}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline 31 & \(/\) & CT & RA & RB & & 230 & 1 \\
0 & & 6 & 7 & 11 & 16 & 21 & \\
\hline
\end{tabular}

Let the effective address (EA) be the sum (RA|0)+(RB). The block containing the byte addressed by EA in the instruction cache specified by the CT field is unlocked.

The instruction is treated as a Load.
An unable-to-unlock condition may occur (see Section 4.9.2.2.2). If the block containing the byte addressed by EA is not locked in the specified cache, no cache operation is performed.
This instruction is privileged unless the Embedded Cache Locking.User Mode category is supported. If the Embedded Cache Locking.User Mode category is supported, this instruction is privileged only if MSR UCLE \(=0\).

\section*{Special Registers Altered:}

None

Data Cache Block Lock Clear
X-form
dcblc CT,RA,RB
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 31 & 1 & CT & RA & RB & & 390 & 1 \\
\hline 0 & & 7 & & 11 & 16 & 21 & \\
\hline
\end{tabular}

Let the effective address (EA) be the sum (RA|0)+(RB).
The block containing the byte addressed by EA in the data cache specified by the CT field is unlocked.

The instruction is treated as a Load.
An unable-to-unlock condition may occur (see Section 4.9.2.2.2). If the block containing the byte addressed by EA is not locked in the specified cache, no cache operation is performed.
This instruction is privileged unless the Embedded Cache Locking.User Mode category is supported. If the Embedded Cache Locking.User Mode category is supported, this instruction is privileged only if MSR UCLE \(=0\).

\section*{Special Registers Altered:}

None

\section*{Programming Note}

The dcblc and icblc instructions are used to remove locks previously set by the corresponding lock set instructions.

\subsection*{4.9.3 Synchronize Instruction}

The Synchronize instruction is described in Section 3.3.3 of Book II, but only at the level required by an application programmer. This section describes properties of the instruction that are relevant only to operating system programmers.
In conjunction with the tlbie and tlbsync instructions, the sync instruction provides an ordering function for TLB invalidations and related storage accesses on other processors as described in the tlbsync instruction description on page 561.

\subsection*{4.9.4 Lookaside Buffer Management}

All implementations include a TLB as the architected repository of translation, protection, and attribute information for storage.
Each implementation that has a TLB or similar lookaside buffer provides a means by which software can invalidate the lookaside entry that translates a given effective address.

\section*{Programming Note}

The invalidate all entries function is not required because each TLB entry can be addressed directly without regard to the contents of the entry.

In addition, implementations provide a means by which software can do the following.
- Read a specified TLB entry
- Identify the TLB entry (if any) associated with a specified effective address
■ Write a specified TLB entry

\section*{Programming Note}

Because the presence, absence, and exact semantics of the TLB Management instructions are implementation-dependent, it is recommended that system software "encapsulate" uses of these instructions into subroutines to minimize the impact of moving from one implementation to another.

\subsection*{4.9.4.1 TLB Management Instructions}

The tlbivax instruction is used to invalidate TLB entries. Additional instructions are used to read and
\begin{tabular}{l}
\hline TLB Invalidate Virtual Address Indexed \\
X-form
\end{tabular}

Bits 6:20 of the instruction encoding are implementa-tion-dependent, and may be used to specify the TLB entry or entries to be invalidated. (E.g. they may specify virtual or effective addresses.)

If a single tlbivax instruction can invalidate more entries than those corresponding to a single VA, a means must be provided to prevent specific TLB entries from being invalidated.

If the Translation Lookaside Buffer (TLB) contains an entry specified, the entry or entries are made invalid (i.e. removed from the TLB). This instruction causes the target TLB entry to be invalidated in all processors.
If the instruction specifies a TLB entry that does not exist, the results are undefined.

Execution of this instruction may cause other imple-mentation-dependent effects.
The operation performed by this instruction is ordered by the mbar (or sync) instruction with respect to a subsequent tlbsync instruction executed by the processor executing the tlbivax instruction. The operations caused by tlbivax and tlbsync are ordered by mbar as a set of operations which is independent of the other sets that mbar orders.
This instruction is privileged.

\section*{Special Registers Altered:}

None

\section*{Programming Note}

The effects of the invalidation may not be visible until the completion of a context synchronizing operation (see Section 1.6.1).

\section*{Programming Note}

Care must be taken not to invalidate any TLB entry that contains the mapping for any interrupt vector.
write, and search TLB entries, and to provide an ordering function for the effects of tlbivax
\begin{tabular}{ll} 
TLB Read Entry & X-form \\
(implementation dependent) \\
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & \(? ? ?\) & \(? ? ?\) & \(? ? ?\) & 946 & 1 \\
0 & & 6 & 11 & 16 & 21 & \\
31 \\
\hline
\end{tabular}
\end{tabular}

Bits 6:20 of the instruction encoding are implementa-tion-dependent, and may be used to specify the source TLB entry, the source portion of the source TLB entry, and the target resource that the result is placed into.

The implementation-dependent-specified TLB entry is read, and the implementation-dependent-specified portion of the TLB entry is extracted and placed into an implementation-dependent target resource.
If the instruction specifies a TLB entry that does not exist, the results are undefined.
Execution of this instruction may cause other imple-mentation-dependent effects.

This instruction is privileged.

\section*{Special Registers Altered:}

Implementation-dependent

\section*{TLB Search Indexed}

X-form

I
tlbsx RA,RB, (implementation dependent)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & \(? ? ?\) & RA & RB & & 914 & \(?\) \\
0 & & 6 & 11 & 16 & 21 & \\
\hline 1 \\
\hline
\end{tabular}
```

if RA=0 then b \leftarrow
else b
EA}\leftarrow\textrm{b}+(\textrm{RB}
AS }\leftarrow\mathrm{ implementation-dependent value
ProcessID \leftarrow implementation-dependent value
VA }\leftarrow\mathrm{ AS || ProcessID || EA
If there is a TLB entry for which TLBentry vA}=V
then result \leftarrow implementation-dependent value
else result }\leftarrow\mathrm{ undefined
target resource(???) \leftarrow result

```

Let the effective address (EA) be the sum(RA|0)+ (RB).
Let address space (AS) be defined as implementationdependent (e.g. could be MSR DS or a bit from an imple-mentation-dependent SPR).

Let the ProcessID be defined as implementationdependent (e.g. could be from the PID register or from an implementation-dependent SPR).

Let the virtual address (VA) be the value AS || ProcessID || EA. See Figure 9 on page 547.

Bits 6:10 of the instruction encoding are implementa-tion-dependent, and may be used to specify the target resource that the result of the instruction is placed into.

If the Translation Lookaside Buffer (TLB) contains an entry corresponding to VA, an implementation-dependent value is placed into an implementation-dependentspecified target. Otherwise the contents of the imple-mentation-dependent-specified target are left undefined.

Bit 31 of the instruction encoding is implementationdependent. For example, bit 31 may be interpreted as an "Rc" bit, used to enable recording the success or failure of the search operation.

This instruction is privileged.

\section*{Special Registers Altered:}

None

TLB Synchronize
X-form
tlbsync
\begin{tabular}{|c|c|c|c|cc|c|}
\hline 31 & & /// & \multicolumn{1}{c|}{\(/ / /\)} & \multicolumn{1}{c|}{\(/ / /\)} & \multicolumn{2}{|c|}{566} \\
\hline 0 & & 6 & & 11 & 16 & 21 \\
\hline
\end{tabular}

The tlbsync instruction provides an ordering function for the effects of all tlbivax instructions executed by the processor executing the tlbsync instruction, with respect to the memory barrier created by a subsequent sync instruction executed by the same processor. Executing a tlbsync instruction ensures that all of the following will occur.
- All storage accesses by other processors for which the address was translated using the translations being invalidated will have been performed with respect to the processor executing the sync instruction, to the extent required by the associated Memory Coherence Required attributes, before the sync instruction's memory barrier is created.

The operation performed by this instruction is ordered by the mbar or msync instruction with respect to preceding tlbivax instructions executed by the processor executing the tlbsync instruction. The operations caused by tlbivax and tlbsync are ordered by mbar as a set of operations, which is independent of the other sets that mbar orders.

The tlbsync instruction may complete before operations caused by tlbivax instructions preceding the tlbsync instruction have been performed.

This instruction is privileged.

\section*{Special Registers Altered:}

None

\section*{TLB Write Entry}

\section*{X-form}
tlbwe (implementation dependent)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & ??? & ??? & ??? & \multicolumn{2}{|c|}{978} & 1 \\
0 & & 6 & 11 & 16 & 21 & \\
\hline
\end{tabular}

Bits 6:20 of the instruction encoding are implementa-tion-dependent, and may be used to specify the target TLB entry, the target portion of the target TLB entry, and the source of the value that is to be written into the TLB.

The contents of the implementation-dependent-specified source are written into the implementation-depen-dent-specified portion of the implementation-dependent-specified TLB entry.
If the instruction specifies a TLB entry that does not exist, the results are undefined.

Execution of this instruction may cause other imple-mentation-dependent effects.
This instruction is privileged.
Special Registers Altered:
Implementation-dependent

\section*{Programming Note}

The effects of the update may not be visible until the completion of a context synchronizing operation (see Section 1.6.1).

\section*{Programming Note}

Care must be taken not to invalidate any TLB entry that contains the mapping for any interrupt vector.

\section*{Chapter 5. Interrupts and Exceptions}
5.1 Overview ..... 564
5.2 Interrupt Registers ..... 564
5.2.1 Save/Restore Register 0 ..... 564
5.2.2 Save/Restore Register 1 ..... 564
5.2.3 Critical Save/Restore Register 0 ..... 565
5.2.4 Critical Save/Restore Register 1 ..... 565
5.2.5 Debug Save/Restore Register 0[Category: Embedded.Enhanced Debug] .565
5.2.6 Debug Save/Restore Register 1
[Category: Embedded.Enhanced Debug] .565
5.2.7 Data Exception Address Register566
5.2.8 Interrupt Vector Prefix Register ..... 566
5.2.9 Exception Syndrome Register. ..... 567
5.2.10 Interrupt Vector Offset Registers .....  .
568
5.2.11 Machine Check Registers ..... 568
5.2.11.1 Machine Check Save/Restore Register 0 ..... 569
5.2.11.2 Machine Check Save/Restore Register 1 ..... 569
5.2.11.3 Machine Check Syndrome Regis- ter ..... 569
5.2.12 External Proxy Register [Category: External Proxy] ..... 569
5.3 Exceptions ..... 570
5.4 Interrupt Classification ..... 570
5.4.1 Asynchronous Interrupts ..... 570
5.4.2 Synchronous Interrupts ..... 570
5.4.2.1 Synchronous, Precise Interrupts.571
5.4.2.2 Synchronous, Imprecise Interrupts571
5.4.3 Interrupt Classes ..... 571
5.4.4 Machine Check Interrupts ..... 571
5.5 Interrupt Processing ..... 572
5.6 Interrupt Definitions ..... 574
5.6.1 Critical Input Interrupt ..... 576
5.6.2 Machine Check Interrupt ..... 576
5.6.3 Data Storage Interrup ..... 577
5.6.4 Instruction Storage Interrupt ..... 578
5.6.5 External Input Interrupt ..... 578
5.6.6 Alignment Interrupt ..... 579
5.6.7 Program Interrupt ..... 580
5.6.8 Floating-Point Unavailable Interrupt .581
5.6.9 System Call Interrupt ..... 581
5.6.10 Auxiliary Processor Unavailable Interrupt ..... 581
5.6.11 Decrementer Interrupt ..... 582
5.6.12 Fixed-Interval Timer Interrupt ..... 582
5.6.13 Watchdog Timer Interrupt. ..... 582
5.6.14 Data TLB Error Interrupt. ..... 583
5.6.15 Instruction TLB Error Interrupt ..... 583
5.6.16 Debug Interrupt ..... 584
5.6.17 SPE/Embedded Floating-Point/Vec-tor Unavailable Interrupt[Categories: SPE.Embedded Float ScalarDouble, SPE.Embedded Float Vector, Vec-tor] . . . . . . . . . . . . . . . . . . . . . . . . . . . 585
5.6.18 Embedded Floating-Point DataInterrupt[Categories: SPE.Embedded Float ScalarDouble, SPE.Embedded Float Scalar Sin-gle, SPE.Embedded Float Vector] . . . . 586
5.6.19 Embedded Floating-Point RoundInterrupt
[Categories: SPE.Embedded Float ScalarDouble, SPE.Embedded Float Scalar Sin-gle, SPE.Embedded Float Vector] . . . . 586
5.6.20 Performance Monitor Interrupt [Cat-egory: Embedded.Performance Monitor]. .587
5.6.21 Processor Doorbell Interrupt [Cate-gory: Embedded.Processor Control]. . 587
5.6.22 Processor Doorbell Critical Interrupt[Category: Embedded. Processor Control].587
5.7 Partially Executed Instructions ... 588
5.8 Interrupt Ordering and Masking ..... 589
5.8.1 Guidelines for System Software. ..... 590
5.8.2 Interrupt Order ..... 591
5.9 Exception Priorities ..... 591
5.9.1 Exception Priorities for Defined Instructions ..... 592
5.9.1.1 Exception Priorities for Defined Floating-Point Load and Store Instructions592
5.9.1.2 Exception Priorities for Other Defined Load and Store Instructions and Defined Cache Management Instructions . 592
5.9.1.3 Exception Priorities for Other Defined Floating-Point Instructions. . . . 592
5.9.1.4 Exception Priorities for Defined Privileged Instructions . . . . . . . . . . . . . 59
5.9.1.5 Exception Priorities for Defined Trap Instructions. .592
5.9.1.6 Exception Priorities for DefinedSystem Call Instruction593
5.9.1.7 Exception Priorities for Defined Branch Instructions ..... 593
5.9.1.8 Exception Priorities for DefinedReturn From Interrupt Instructions . . . 593
5.9.1.9 Exception Priorities for OtherDefined Instructions593
5.9.2 Exception Priorities for Reserved Instructions ..... 593

\subsection*{5.1 Overview}

An interrupt is the action in which the processor saves its old context (MSR and next instruction address) and begins execution at a pre-determined interrupt-handler address, with a modified MSR. Exceptions are the events that will, if enabled, cause the processor to take an interrupt.
Exceptions are generated by signals from internal and external peripherals, instructions, the internal timer facility, debug events, or error conditions.
Interrupts are divided into 4 classes, as described in Section 5.4.3, such that only one interrupt of each class is reported, and when it is processed no program state is lost. Since Save/Restore register pairs SRR0/SRR1, CSRR0/CSRR1, DSRR0/DSRR1 [Category: E.ED], and MCSSR0/MCSSR1 are serially reusable resources used by base, critical, debug [Category: E.ED], Machine Check interrupts, respectively, program state may be lost when an unordered interrupt is taken. (See Section 5.8.
All interrupts, except Machine Check, are context synchronizing as defined in Section 1.6.1 on page 511. A Machine Check interrupt acts like a context synchronizing operation with respect to subsequent instructions; that is, a Machine Check interrupt need not satisfy items 2-3 of Section 1.6.1 but does satisfy items 1, 4, and 5.

\subsection*{5.2 Interrupt Registers}

\subsection*{5.2.1 Save/Restore Register 0}

Save/Restore Register 0 (SRRO) is a 64-bit register. SRRO bits are numbered 0 (most-significant bit) to 63 (least-significant bit). The register is used to save machine state on non-critical interrupts, and to restore machine state when an \(r \boldsymbol{r f}\) is executed. On a non-critical interrupt, SRRO is set to the current or next instruction address. When rfi is executed, instruction execution continues at the address in SRRO.

In general, SRR0 contains the address of the instruction that caused the non-critical interrupt, or the address of the instruction to return to after a non-critical interrupt is serviced.

The contents of SRRO when an interrupt is taken are mode dependent, reflecting the computation mode currently in use (specified by \(\mathrm{MSR}_{\mathrm{CM}}\) ) and the computation mode entered for execution of the interrupt (specified by \(\mathrm{MSR}_{\text {ICM }}\) ). The contents of SRRO upon interrupt can be described as follows (assuming Addr is the address to be put into SRRO):
```

if (MSR
then SRR0 }\leftarrow\mp@subsup{}{}{32}\mathrm{ undefined || Addr 32:63
if (MSR
then SRR0 }\leftarrow\mp@subsup{}{}{32}0||\mp@subsup{A}{}{\prime\prime
if (MSR CM = 1) \& (MSR ICM = 1) then SRR0 }\leftarrow\mp@subsup{\operatorname{Addr}}{0:63}{
if (MSR

```

The contents of SRRO can be read into register RT using mfspr RT,SRRO. The contents of register RS can be written into the SRR0 using mtspr SRRO,RS.

\subsection*{5.2.2 Save/Restore Register 1}

Save/Restore Register 1 (SRR1) is a 32-bit register. SRR1 bits are numbered 32 (most-significant bit) to 63 (least-significant bit). The register is used to save machine state on non-critical interrupts, and to restore machine state when an \(r f i\) is executed. When a noncritical interrupt is taken, the contents of the MSR are placed into SRR1. When \(r f i\) is executed, the contents of SRR1 are placed into the MSR.

Bits of SRR1 that correspond to reserved bits in the MSR are also reserved.

\section*{Programming Note}

A MSR bit that is reserved may be inadvertently modified by rfi/rfci/rfmci.

The contents of SRR1 can be read into register RT using mfspr RT,SRR1. The contents of register RS can be written into the SRR1 using mtspr SRR1,RS.

\subsection*{5.2.3 Critical Save/Restore Register 0}

Critical Save/Restore Register 0 (CSRRO) is a 64-bit register. CSRRO bits are numbered 0 (most-significant bit) to 63 (least-significant bit). The register is used to save machine state on critical interrupts, and to restore machine state when an \(\boldsymbol{r f c i}\) is executed. When a critical interrupt is taken, the CSRRO is set to the current or next instruction address. When rfci is executed, instruction execution continues at the address in CSRRO.

In general, CSRRO contains the address of the instruction that caused the critical interrupt, or the address of the instruction to return to after a critical interrupt is serviced.

The contents of CSRRO when a critical interrupt is taken are mode dependent, reflecting the computation mode currently in use (specified by \(\mathrm{MSR}_{\mathrm{CM}}\) ) and the computation mode entered for execution of the critical interrupt (specified by \(\mathrm{MSR}_{\mathrm{ICM}}\) ). The contents of CSRR0 upon critical interrupt can be described as follows (assuming Addr is the address to be put into CSRRO):
```

if (MSR
then CSRR0 }\leftarrow\mp@subsup{}{}{32}\mathrm{ undefined || Addrr 32:63
if (MSR CM = 0) \& (MSRR ICM = 1)
then CSRR0 }\leftarrow\mp@subsup{}{}{32}0||\mp@subsup{Addr 32:63}{}{\prime
if (MSR
if (MSR CM = 1) \& (MSR ICM = 0) then CSRRO }\leftarrow\mathrm{ undefined

```

The contents of CSRRO can be read into register RT using mfspr RT,CSRRO. The contents of register RS can be written into CSRRO using mtspr CSRRO,RS.

\subsection*{5.2.4 Critical Save/Restore Register 1}

Critical Save/Restore Register 1 (CSRR1) is a 32-bit register. CSRR1 bits are numbered 32 (most-significant bit) to 63 (least-significant bit). The register is used to save machine state on critical interrupts, and to restore machine state when an \(\boldsymbol{r f c i}\) is executed. When a critical interrupt is taken, the contents of the MSR are placed into CSRR1. When rfci is executed, the contents of CSRR1 are placed into the MSR.

Bits of CSRR1 that correspond to reserved bits in the MSR are also reserved.

\section*{Programming Note}

A MSR bit that is reserved may be inadvertently modified by rfi/rfci/rfmci.

The contents of CSRR1 can be read into bits 32:63 of register RT using mfspr RT,CSRR1, setting bits 0:31 of RT to zero. The contents of bits 32:63 of register RS
can be written into the CSRR1 using mtspr CSRR1,RS.

\subsection*{5.2.5 Debug Save/Restore Register 0 [Category: Embedded.Enhanced Debug]}

Debug Save/Restore Register 0 (DSRRO) is a 64-bit register used to save machine state on Debug interrupts, and to restore machine state when an rfdi is executed. When a Debug interrupt is taken, the DSRR0 is set to the current or next instruction address. When rfdi is executed, instruction execution continues at the address in DSRRO.

In general, DSRRO contains the address of an instruction that was executing or just finished execution when the Debug exception occurred.

The contents of DSRRO when a Debug interrupt is taken are mode dependent, reflecting the computation mode currently in use (specified by \(\mathrm{MSR}_{\mathrm{CM}}\) ) and the computation mode entered for execution of the Debug interrupt (specified by \(\mathrm{MSR}_{\mathrm{ICM}}\) ). The contents of DSRR0 upon Debug interrupt can be described as follows (assuming Addr is the address to be put into DSRRO):
```

if (MSR }\mp@subsup{\textrm{CM}}{= 0) \& (MSR ICM = 0) then DSRRO }{ * 'undefined |
Addr 32:63
if (MSR CM = 0) \& (MSR ICM = 1) then DSRR0 \leftarrow 320 | |ddr 32:63
if (MSR CM = 1) \& (MSR TCM = 1) then DSRR0 }\leftarrow\mp@subsup{\mathrm{ Addr }}{0:63}{
if (MSR CM = 1) \& (MSR ICM = 0) then DSRR0 \leftarrow undefined

```

The contents of DSRR0 can be read into register RT using mfspr RT,DSRR0. The contents of register RS can be written into DSRR0 using mtspr DSRR0,RS.

\subsection*{5.2.6 Debug Save/Restore Register 1 [Category: Embedded.Enhanced Debug]}

Debug Save/Restore Register 1 (DSRR1) is a 32-bit register used to save machine state on Debug interrupts, and to restore machine state when an rfdi is executed. When a Debug interrupt is taken, the contents of the Machine State Register are placed into DSRR1. When rfdi is executed, the contents of DSRR1 are placed into the Machine State Register.
Bits of DSRR1 that correspond to reserved bits in the Machine State Register are also reserved.

The contents of DSRR1 can be read into bits 32:63 of register RT using mfspr RT,DSRR1, setting bits 0:31 of RT to zero. The contents of bits 32:63 of register RS can be written into the DSSR1 using mtspr DSRR1,RS.

\subsection*{5.2.7 Data Exception Address Register}

The Data Exception Address Register (DEAR) is a 64bit register. DEAR bits are numbered 0 (most-significant bit) to 63 (least-significant bit). The DEAR contains the address that was referenced by a Load, Store or Cache Management instruction that caused an Alignment, Data TLB Miss, or Data Storage interrupt.

The contents of the DEAR when an interrupt is taken are mode dependent, reflecting the computation mode currently in use (specified by \(\mathrm{MSR}_{\mathrm{CM}}\) ) and the computation mode entered for execution of the critical interrupt (specified by MSR \({ }_{I C M}\) ). The contents of the DEAR upon interrupt can be described as follows (assuming Addr is the address to be put into DEAR):
```

if (MSR
then DEAR }\leftarrow\mp@subsup{}{}{32}\mathrm{ undefined || Addrr 32:63
if (MSR
then DEAR }\leftarrow\mp@subsup{}{}{32}0||\mp@subsup{Addrr 32:63}{}{\prime
if (MSR
if (MSR CM = 1) \& (MSR ICM = 0) then DEAR \leftarrow undefined

```

The contents of DEAR can be read into register RT using mtspr RT,DEAR. The contents of register RS can be written into the DEAR using mtspr DEAR,RS.

\subsection*{5.2.8 Interrupt Vector Prefix Register}

The Interrupt Vector Prefix Register (IVPR) is a 64-bit register. Interrupt Vector Prefix Register bits are numbered 0 (most-significant bit) to 63 (least-significant bit). Bits 48:63 are reserved. Bits 0:47 of the Interrupt Vector Prefix Register provides the high-order 48 bits of the address of the exception processing routines. The 16bit exception vector offsets (provided in Section 5.2.10) are concatenated to the right of bits \(0: 47\) of the Interrupt Vector Prefix Register to form the 64-bit address of the exception processing routine.
The contents of Interrupt Vector Prefix Register can be read into register RT using mfspr RT,IVPR. The contents of register RS can be written into Interrupt Vector Prefix Register using mtspr IVPR,RS.

\subsection*{5.2.9 Exception Syndrome Register}

The Exception Syndrome Register (ESR) is a 32-bit register. ESR bits are numbered 32 (most-significant bit) to 63 (least-significant bit). The ESR provides a syndrome to differentiate between the different kinds of exceptions that can generate the same interrupt type. Upon the generation of one of these types of interrupts,
the bit or bits corresponding to the specific exception that generated the interrupt is set, and all other ESR bits are cleared. Other interrupt types do not affect the contents of the ESR. The ESR does not need to be cleared by software. Figure 12 shows the bit definitions for the ESR.

Associated Interrupt Type
\begin{tabular}{|c|c|c|}
\hline Bit(s) & Name Meaning & Associated Interrupt Type \\
\hline 32:35 & Implementation-dependent & (Implementation-dependent) \\
\hline 36 & PIL Illegal Instruction exception & Program \\
\hline 37 & PPR Privileged Instruction exception & Program \\
\hline 38 & PTR Trap exception & Program \\
\hline 39 & FP Floating-point operation & Alignment Data Storage Data TLB Program \\
\hline 40 & ST Store operation & Alignment Data Storage Data TLB Error \\
\hline 41 & Reserved & \\
\hline 42 & \(\mathrm{DLK}_{0}\) (Implementation-dependent) & (Implementation-dependent) \\
\hline 43 & \(\mathrm{DLK}_{1}\) (implementation-dependent) & (Implementation-dependent) \\
\hline 44 & AP Auxiliary Processor operation & Alignment Data Storage Data TLB Program \\
\hline 45 & PUO Unimplemented Operation exception & Program \\
\hline 46 & BO Byte Ordering exception & Data Storage Instruction Storage \\
\hline 47 & PIE Imprecise exception & Program \\
\hline 48:55 & Reserved & \\
\hline 56 & \begin{tabular}{l}
SPV Signal Processing operation [Category: Signal Processing Engine] \\
Vector operation [Category: Vector]
\end{tabular} & \begin{tabular}{l}
Alignment \\
Data Storage \\
Data TLB \\
Embedded Floating-point Data \\
Embedded Floating-point Round \\
SPE/Embedded Floating-point/Vector Unavailable
\end{tabular} \\
\hline 57 & EPID External Process ID operation [Category:
Embedded. External Process ID] & Alignment Data Storage Data TLB \\
\hline 58 & VLEMI VLE operation [Category: VLE] & \begin{tabular}{l}
Alignment \\
Data Storage \\
Data TLB \\
SPE/Embedded Floating-point/Vector Unavailable \\
Embedded Floating-point Data \\
Embedded Floating-point Round \\
Instruction Storage \\
Program \\
System Call
\end{tabular} \\
\hline 59:61 & Implementation-dependent & (Implementation-dependent) \\
\hline 62 & MIF Misaligned Instruction [Category: VLE] & Instruction TLB Instruction Storage \\
\hline
\end{tabular}

Figure 12. Exception Syndrome Register
Definitions

\section*{Programming Note}

The information provided by the ESR is not complete. System software may also need to identify the type of instruction that caused the interrupt, examine the TLB entry accessed by a data or instruction storage access, as well as examine the ESR to fully determine what exception or exceptions caused the interrupt. For example, a Data Storage interrupt may be caused by both a Protection Violation exception as well as a Byte Ordering exception. System software would have to look beyond \(E S R_{B O}\), such as the state of \(M S R_{P R}\) in SRR1 and the page protection bits in the TLB entry accessed by the storage access, to determine whether or not a Protection Violation also occurred.

The contents of the ESR can be read into bits 32:63 of register RT using mfspr RT,ESR, setting bits 0:31 of RT to zero. The contents of bits 32:63 of register RS can be written into the ESR using mtspr ESR,RS.

\subsection*{5.2.10 Interrupt Vector Offset Registers}

The Interrupt Vector Offset Registers (IVORs) are 32bit registers. Interrupt Vector Offset Register bits are numbered 32 (most-significant bit) to 63 (least-significant bit). Bits 32:47 and bits 60:63 are reserved. An Interrupt Vector Offset Register provides the quadword index from the base address provided by the IVPR (see Section 5.2.8) for its respective interrupt. Interrupt Vector Offset Registers 0 through 15 and 32-37 are provided for the defined interrupts. SPR numbers corresponding to Interrupt Vector Offset Registers 16 through 31 are reserved. SPR numbers corresponding to Interrupt Vector Offset Registers 38 through 63 are allocated for implementation-dependent use. Figure 13 provides the assignments of specific Interrupt Vector Offset Registers to specific interrupts.
\begin{tabular}{|c|c|}
\hline IVORi & Interrupt \\
\hline IVOR0 & Critical Input \\
\hline IVOR1 & Machine Check \\
\hline IVOR2 & Data Storage \\
\hline IVOR3 & Instruction Storage \\
\hline IVOR4 & External \\
\hline IVOR5 & Alignment \\
\hline IVOR6 & Program \\
\hline IVOR7 & Floating-Point Unavailable \\
\hline IVOR8 & System Call \\
\hline IVOR9 & Auxiliary Processor Unavailable \\
\hline IVOR10 & Decrementer \\
\hline IVOR11 & Fixed-Interval Timer Interrupt \\
\hline IVOR12 & Watchdog Timer Interrupt \\
\hline IVOR13 & Data TLB Error \\
\hline IVOR14 & Instruction TLB Error \\
\hline IVOR15 & Debug \\
\hline \begin{tabular}{l}
IVOR16 \\
IVOR31
\end{tabular} & Reserved \\
\hline \multicolumn{2}{|l|}{[Category: Signal Processing Engine] [Category: Vector]} \\
\hline IVOR 32 & SPE/Embedded Floating-Point/Vector Unavailable Interrupt \\
\hline \multicolumn{2}{|l|}{[Category: SP.Embedded Float_*] (IVORs 33 \& 34 are required if any SP.Float_ dependent category is supported.)} \\
\hline IVOR 33 IVOR 34 & Embedded Floating-Point Data Interrupt Embedded Floatg.-pt. round Interrupt \\
\hline \multicolumn{2}{|l|}{[Category: Embedded Performance Monitor]} \\
\hline IVOR 35 & Embedded Performance Monitor Interrupt \\
\hline \multicolumn{2}{|l|}{[Category: Embedded.Processor Control]} \\
\hline IVOR 36 IVOR 37 & Processor Doorbell Interrupt Processor Doorbell Critical Interrupt \\
\hline IVOR38 IVOR63 & Implementation-dependent \\
\hline
\end{tabular}

Figure 13. Interrupt Vector Offset Register Assignments

Bits 48:59 of the contents of IVORi can be read into bits 48:59 of register RT using mfspr RT,IVORi, setting bits \(0: 47\) and bits \(60: 63\) of GPR(RT) to zero. Bits 48:59 of the contents of register RS can be written into bits 48:59 of IVORi using mtspr IVORi,RS.

\subsection*{5.2.11 Machine Check Registers}

A set of Special Purpose Registers are provided to support Machine Check interrupts.

\subsection*{5.2.11.1 Machine Check Save/Restore Register 0}

Machine Check Save/Restore Register 0 (MCSRRO) is used to save machine state on Machine Check interrupts, and to restore machine state when an rfmci is executed. When a Machine Check interrupt is taken, the MCSRRO is set to the current or next instruction address. When rfmci is executed, instruction execution continues at the address in MCSRRO.

In general, MCSRRO contains the address of an instruction that was executing or about to be executed when the Machine Check exception occurred.
The contents of MCSRR0 when a Machine Check interrupt is taken are mode dependent, reflecting the computation mode currently in use (specified by \(\mathrm{MSR}_{\mathrm{CM}}\) ) and the computation mode entered for execution of the Machine Check interrupt (specified by \(\mathrm{MSR}_{\mathrm{ICM}}\) ). The contents of MCSRRO upon Machine Check interrupt can be described as follows (assuming Addr is the address to be put into MCSRRO):
```

if (MSR
then MCSRRO }\leftarrow\mp@subsup{}{}{32}\mathrm{ undefined || Addr 32:63
if (MSR CM = 0) \& (MSR
then MCSRR0 }\leftarrow\mp@subsup{}{}{32}0<br>Addr A2:6
if (MSR CM = 1) \& (MSR ICM = 1) then MCSRR0 }\leftarrow\mp@subsup{\operatorname{Addr}}{0:63}{
if (MSR
fined

```

The contents of MCSRR0 can be read into register RT using mfspr RT,MCSRRO. The contents of register RS can be written into MCSRR0 using mtspr MCSRR0,RS.

\subsection*{5.2.11.2 Machine Check Save/Restore Register 1}

Machine Check Save/Restore Register 1 (MCSRR1) is used to save machine state on Machine Check interrupts, and to restore machine state when an rfmci is executed. When a Machine Check interrupt is taken, the contents of the MSR are placed into MCSRR1. When rfmci is executed, the contents of MCSRR1 are placed into the MSR.

Bits of MCSRR1 that correspond to reserved bits in the MSR are also reserved.

\section*{Programming Note}

A MSR bit that is reserved may be inadvertently modified by rfi/rfci/rfmci.

The contents of MCSRR1 can be read into register RT using mfspr RT,MCSRR1. The contents of register RS can be written into the MCSRR1 using mtspr MCSRR1,RS.

\subsection*{5.2.11.3 Machine Check Syndrome Register}

MCSR (MCSR) is a 64-bit register that is used to record the cause of the Machine Check interrupt. The specific definition of the contents of this register are implementation-dependent (see the User Manual of the implementation).

The contents of MCSR can be read into register RT using mfspr RT,MCSR. The contents of register RS can be written into the MCSR using mtspr MCSR,RS.

\subsection*{5.2.12 External Proxy Register [Category: External Proxy]}

The External Proxy Register (EPR) contains implemen-tation-dependent information related to an External Input interrupt when an External Input interrupt occurs. The EPR is only considered valid from the time that the External Input Interrupt occurs until MSR EE is set to 1 as the result of a mtmsr or a return from interrupt instruction.
The format of the EPR is shown below.
\begin{tabular}{|r|}
\hline \multicolumn{3}{|c|}{ EPR } \\
\hline 32
\end{tabular}

\section*{Figure 14. External Proxy Register}

When the External Input interrupt is taken, the contents of the EPR provide information related to the External Input Interrupt.

\section*{Programming Note}

The EPR is provided for faster interrupt processing as well as situations where an interrupt must be taken, but software must delay the resultant processing for later.

The EPR contains the vector from the interrupt controller. The process of receiving the interrupt into the EPR acknowledges the interrupt to the interrupt controller. The method for enabling or disabling the acknowledgment of the interrupt by placing the interrupt-related information in the EPR is imple-mentation-dependent. If this acknowledgement is disabled, then the EPR is set to 0 when the External Input interrupt occurs.

\subsection*{5.3 Exceptions}

There are two kinds of exceptions, those caused directly by the execution of an instruction and those caused by an asynchronous event. In either case, the exception may cause one of several types of interrupts to be invoked.

Examples of exceptions that can be caused directly by the execution of an instruction include but are not limited to the following:
- an attempt to execute a reserved-illegal instruction (Illegal Instruction exception type Program interrupt)
- an attempt by an application program to execute a 'privileged' instruction (Privileged Instruction exception type Program interrupt)
- an attempt by an application program to access a 'privileged' Special Purpose Register (Privileged Instruction exception type Program interrupt)

■ an attempt by an application program to access a Special Purpose Register that does not exist (Unimplemented Operation Instruction exception type Program interrupt)
■ an attempt by a system program to access a Special Purpose Register that does not exist (boundedly undefined results)
- the execution of a defined instruction using an invalid form (Illegal Instruction exception type Program interrupt, Unimplemented Operation exception type Program interrupt, or Privileged Instruction exception type Program interrupt)
■ an attempt to access a storage location that is either unavailable (Instruction TLB Error interrupt or Data TLB Error interrupt) or not permitted (Instruction Storage interrupt or Data Storage interrupt)
■ an attempt to access storage with an effective address alignment not supported by the implementation (Alignment interrupt)
■ the execution of a System Call instruction (System Call interrupt)
■ the execution of a Trap instruction whose trap condition is met (Trap type Program interrupt)
- the execution of a floating-point instruction when floating-point instructions are unavailable (Float-ing-point Unavailable interrupt)
■ the execution of a floating-point instruction that causes a floating-point enabled exception to exist (Enabled exception type Program interrupt)
■ the execution of a defined instruction that is not implemented by the implementation (Illegal Instruction exception or Unimplemented Operation exception type of Program interrupt)
- the execution of an instruction that is not implemented by the implementation (Illegal Instruction exception or Unimplemented Operation exception type of Program interrupt)
■ the execution of an auxiliary processor instruction when the auxiliary processor instruction is unavailable (Auxiliary Processor Unavailable interrupt)
■ the execution of an instruction that causes an auxiliary processor enabled exception (Enabled exception type Program interrupt)

The invocation of an interrupt is precise, except that if one of the imprecise modes for invoking the Floatingpoint Enabled Exception type Program interrupt is in effect then the invocation of the Floating-point Enabled Exception type Program interrupt may be imprecise. When the interrupt is invoked imprecisely, the excepting instruction does not appear to complete before the next instruction starts (because one of the effects of the excepting instruction, namely the invocation of the interrupt, has not yet occurred).

\subsection*{5.4 Interrupt Classification}

All interrupts, except for Machine Check, can be classified as either Asynchronous or Synchronous. Independent from this classification, all interrupts, including Machine Check, can be classified into one of the following classes:
- Base
- Critical
- Machine Check

■ Debug[Category:Embedded.Enhanced Debug].

\subsection*{5.4.1 Asynchronous Interrupts}

Asynchronous interrupts are caused by events that are independent of instruction execution. For asynchronous interrupts, the address reported to the exception handling routine is the address of the instruction that would have executed next, had the asynchronous interrupt not occurred.

\subsection*{5.4.2 Synchronous Interrupts}

Synchronous interrupts are those that are caused directly by the execution (or attempted execution) of instructions, and are further divided into two classes, precise and imprecise.
Synchronous, precise interrupts are those that precisely indicate the address of the instruction causing the exception that generated the interrupt; or, for certain synchronous, precise interrupt types, the address of the immediately following instruction.

Synchronous, imprecise interrupts are those that may indicate the address of the instruction causing the
exception that generated the interrupt, or some instruction after the instruction causing the exception.

\subsection*{5.4.2.1 Synchronous, Precise Interrupts}

When the execution or attempted execution of an instruction causes a synchronous, precise interrupt, the following conditions exist at the interrupt point.
■ SRRO, CSRRO, or DSRRO [Category: Embedded.Enhanced Debug] addresses either the instruction causing the exception or the instruction immediately following the instruction causing the exception. Which instruction is addressed can be determined from the interrupt type and status bits.
- An interrupt is generated such that all instructions preceding the instruction causing the exception appear to have completed with respect to the executing processor. However, some storage accesses associated with these preceding instructions may not have been performed with respect to other processors and mechanisms.
- The instruction causing the exception may appear not to have begun execution (except for causing the exception), may have been partially executed, or may have completed, depending on the interrupt type. See Section 5.7 on page 588.
■ Architecturally, no subsequent instruction has executed beyond the instruction causing the exception.

\subsection*{5.4.2.2 Synchronous, Imprecise Interrupts}

When the execution or attempted execution of an instruction causes an imprecise interrupt, the following conditions exist at the interrupt point.
- SRRO or CSRR0 addresses either the instruction causing the exception or some instruction following the instruction causing the exception that generated the interrupt.
■ An interrupt is generated such that all instructions preceding the instruction addressed by SRRO or CSRR0 appear to have completed with respect to the executing processor.
- If the imprecise interrupt is forced by the context synchronizing mechanism, due to an instruction that causes another exception that generates an interrupt (e.g., Alignment, Data Storage), then SRRO addresses the interrupt-forcing instruction, and the interrupt-forcing instruction may have been partially executed (see Section 5.7 on page 588).
- If the imprecise interrupt is forced by the execution synchronizing mechanism, due to executing an execution synchronizing instruction other than msync or isync, then SRR0 or CSRR0 addresses the interrupt-forcing instruction, and the interruptforcing instruction appears not to have begun execution (except for its forcing the imprecise inter-
rupt). If the imprecise interrupt is forced by an msync or isync instruction, then SRR0 or CSRRO may address either the msync or isync instruction, or the following instruction.
- If the imprecise interrupt is not forced by either the context synchronizing mechanism or the execution synchronizing mechanism, then the instruction addressed by SRR0 or CSRRO may have been partially executed (see Section 5.7 on page 588).
- No instruction following the instruction addressed by SRR0 or CSRR0 has executed.

\subsection*{5.4.3 Interrupt Classes}

Interrupts can also be classified as base, critical, Machine Check, and Debug [Category: Embedded.Enhanced Debug].

Interrupt classes other than the base class may demand immediate attention even if another class of interrupt is currently being processed and software has not yet had the opportunity to save the state of the machine (i.e. return address and captured state of the MSR). For this reason, the interrupts are organized into a hierarchy (see Section 5.8). To enable taking a critical, Machine Check, or Debug [Category: Embedded.Enhanced Debug] interrupt immediately after a base class interrupt occurs (i.e. before software has saved the state of the machine), these interrupts use the Save/Restore Register pair CSRRO/CSRR1, MCSRRO/MCSRR1, or DSRR0/DSRR1 [Category: Embedded.Enhanced Debug], and base class interrupts use Save/Restore Register pair SRR0/SRR1.

\subsection*{5.4.4 Machine Check Interrupts}

Machine Check interrupts are a special case. They are typically caused by some kind of hardware or storage subsystem failure, or by an attempt to access an invalid address. A Machine Check may be caused indirectly by the execution of an instruction, but not be recognized and/or reported until long after the processor has executed past the instruction that caused the Machine Check. As such, Machine Check interrupts cannot properly be thought of as synchronous or asynchronous, nor as precise or imprecise. The following general rules apply to Machine Check interrupts:
1. No instruction after the one whose address is reported to the Machine Check interrupt handler in MCSRR0 has begun execution.
2. The instruction whose address is reported to the Machine Check interrupt handler in MCSRRO, and all prior instructions, may or may not have completed successfully. All those instructions that are ever going to complete appear to have done so already, and have done so within the context existing prior to the Machine Check interrupt. No further interrupt (other than possible additional Machine

Check interrupts) will occur as a result of those instructions.

\subsection*{5.5 Interrupt Processing}

Associated with each kind of interrupt is an interrupt vector, that is the address of the initial instruction that is executed when the corresponding interrupt occurs.
Interrupt processing consists of saving a small part of the processor's state in certain registers, identifying the cause of the interrupt in another register, and continuing execution at the corresponding interrupt vector location. When an exception exists that will cause an interrupt to be generated and it has been determined that the interrupt can be taken, the following actions are performed, in order:
1. SRRO, DSRR0 [Category: Embedded.Enhanced Debug], MCSRRO, or CSRRO is loaded with an instruction address that depends on the interrupt; see the specific interrupt description for details.
2. The ESR is loaded with information specific to the exception. Note that many interrupts can only be caused by a single kind of exception event, and thus do not need nor use an ESR setting to indicate to the cause of the interrupt was.
3. SRR1, DSRR1 [Category: Embedded.Enhanced Debug], or MCSRR1, or CSRR1 is loaded with a copy of the contents of the MSR.
4. The MSR is updated as described below. The new values take effect beginning with the first instruction following the interrupt. MSR bits of particular interest are the following.
■ MSR \({ }_{\text {WE,EE,PR,FP,FE0,FE1,IS,DS }}\) are set to 0 by all interrupts.
- \(\mathrm{MSR}_{\mathrm{ME}}\) is set to 0 by Machine Check interrupts and left unchanged by all other interrupts.
- \(\mathrm{MSR}_{\mathrm{CE}}\) is set to 0 by critical class interrupts, Debug interrupts, and Machine Check interrupts, and is left unchanged by all other interrupts.
- \(M_{\text {DE }}\) is set to 0 by critical class interrupts unless Category E.ED is supported, by Debug interrupts, and by Machine Check interrupts, and is left unchanged by all other interrupts.
- MSR \(_{\mathrm{CM}}\) is set to \(\mathrm{MSR}_{\text {ICM }}\).

■ Other supported MSR bits are left unchanged by all interrupts.
See Section 2.2.1 for more detail on the definition of the MSR.
5. Instruction fetching and execution resumes, using the new MSR value, at a location specific to the interrupt. The location is
\[
\text { IVPR }_{0: 47} \text { || IVORi } 48: 59 \text { || 0b0000 }
\]
where IVPR is the Interrupt Vector Prefix Register and IVORi is the Interrupt Vector Offset Register for that interrupt (see Figure 13 on page 568). The contents of the Interrupt Vector Prefix Register and Interrupt Vector Offset Registers are indeterminate upon power-on reset, and must be initialized by system software using the mtspr instruction.
Interrupts may not clear reservations obtained with Load and Reserve instructions. The operating system should do so at appropriate points, such as at process switch.

At the end of an interrupt handling routine, execution of an rfi, rfdi [Category: Embedded.Enhanced Debug], rfmci, or rfci causes the MSR to be restored from the contents of SRR1, DSRR1 [Category: Embedded.Enhanced Debug], MCSRR1, or CSRR1, and instruction execution to resume at the address contained in SRR0, DSRR0 [Category: Embedded.Enhanced Debug], MCSRR0, or CSRR0, respectively.

\section*{Programming Note}

In general, at process switch, due to possible process interlocks and possible data availability requirements, the operating system needs to consider executing the following.
■ stwcx. or stdcx., to clear the reservation if one is outstanding, to ensure that a Iwarx or Idarx in the "old" process is not paired with a stwcx. or stdcx. in the "new" process.
- msync, to ensure that all storage operations of an interrupted process are complete with respect to other processors before that process begins executing on another processor.
■ isync, rfi, rfdi [Category: Embedded.Enhanced Debug], rfmci, or rfci to ensure that the instructions in the "new" process execute in the "new" context.

\section*{Programming Note}

For instruction-caused interrupts, in some cases it may be desirable for the operating system to emulate the instruction that caused the interrupt, while in other cases it may be desirable for the operating system not to emulate the instruction. The following list, while not complete, illustrates criteria by which decisions regarding emulation should be made. The list applies to general execution environments; it does not necessarily apply to special environments such as program debugging, processor bring-up, etc.

In general, the instruction should be emulated if:
- The interrupt is caused by a condition for which the instruction description (including related material such as the introduction to the section describing the instruction) implies that the instruction works correctly. Example: Alignment interrupt caused by Imw for which the storage operand is not aligned, or by dcbz or dcbzep for which the storage operand is in storage that is Write Through Required or Caching Inhibited.
- The instruction is an illegal instruction that should appear, to the program executing it, as if it were supported by the implementation. Example: Illegal Instruction type Program interrupt caused by an instruction that has been phased out of the architecture but is still used by some programs that the operating
system supports, or by an instruction that is in a category that the implementation does not support but is used by some programs that the operating system supports.
In general, the instruction should not be emulated if:
- The purpose of the instruction is to cause an interrupt. Example: System Call interrupt caused by sc.
- The interrupt is caused by a condition that is stated, in the instruction description, potentially to cause the interrupt. Example: Alignment interrupt caused by Iwarx for which the storage operand is not aligned.
- The program is attempting to perform a function that it should not be permitted to perform. Example: Data Storage interrupt caused by Iwz for which the storage operand is in storage that the program should not be permitted to access. (If the function is one that the program should be permitted to perform, the conditions that caused the interrupt should be corrected and the program re-dispatched such that the instruction will be re-executed. Example: Data Storage interrupt caused by Iwz for which the storage operand is in storage that the program should be permitted to access but for which there currently is no TLB entry.)

\subsection*{5.6 Interrupt Definitions}

Table 15 provides a summary of each interrupt type, the various exception types that may cause that interrupt type, the classification of the interrupt, which ESR bits can be set, if any, which MSR bits can mask the
interrupt type and which Interrupt Vector Offset Register is used to specify that interrupt type's vector address.

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline IVOR & Interrupt & Exception &  & Synchronous, Precise &  & W & \begin{tabular}{l}
ESR \\
(See Note 5)
\end{tabular} &  &  &  & \begin{tabular}{l}
10 \\
10 \\
10 \\
0 \\
0 \\
0 \\
0 \\
0 \\
0 \\
0 \\
0 \\
0 \\
0 \\
0 \\
0 \\
\hline
\end{tabular} & - \\
\hline IVOR15 & Debug & Trap & & x & & x & & DE & IDM & E & 10 & 584 \\
\hline & & Inst Addr Compare & & x & & x & & DE & IDM & E & 10 & \\
\hline & & Data Addr Compare & & x & & x & & DE & IDM & E & 10 & \\
\hline & & Instruction Complete & & x & & x & & DE & IDM & E & 3,10 & \\
\hline & & Branch Taken & & x & & x & & DE & IDM & E & 3,10 & \\
\hline & & Return From Interrupt & & x & & x & & DE & IDM & E & 10 & \\
\hline & & Interrupt Taken & x & & & x & & DE & IDM & E & 10 & \\
\hline & & Uncond Debug Event & x & & & x & & DE & IDM & E.ED & 10 & \\
\hline & & Critical Interrupt Taken & x & & & & & DE & IDM & E.ED & & \\
\hline & & Critical Interrupt Return & & x & & & & DE & IDM & E.ED & & \\
\hline IVOR32 & SPE/Embedded & SPE Unavailable & & x & & & SPV, [VLEMI] & & & SPE & & 585 \\
\hline & Floating-Point/Vector Unavailable & & & & & & & & & & & \\
\hline & & Vector Unavailable & & & & & & SPV & & & & \\
\hline IVOR33 & Embedded FloatingPoint Data & Embedded Floating-Point Data & & x & & & SPV, [VLEMI] & & & SP.F* & & 586 \\
\hline IVOR34 & Embedded FloatingPoint Round & Embedded Floating-Point Round & & x & & & SPV, [VLEMI] & & & SP.F* & & 586 \\
\hline IVOR35 & Embedded Performance Monitor & Embedded Performance Monitor & x & & & & & & & E.PM & & \\
\hline IVOR36 & Processor Doorbell & Processor Doorbell & x & & & & & EE & & E.PC & & \\
\hline IVOR37 & Processor Critical Doorbell & Processor Critical Doorbell & x & & & x & & CE & & E.PC & & \\
\hline
\end{tabular}

Figure 15. Interrupt and Exception Types

\section*{Figure 15 Notes}
1. Although it is not specified, it is common for system implementations to provide, as part of the interrupt controller, independent mask and status bits for the various sources of Critical Input and External Input interrupts.
2. Machine Check interrupts are a special case and are not classified as asynchronous nor synchronous. See Section 5.4.4 on page 571.
3. The Instruction Complete and Branch Taken debug events are only defined for \(M S R_{D E}=1\) when in Internal Debug Mode ( \(\mathrm{DBCRO}_{\text {IDM }}=1\) ). In other words, when in Internal Debug Mode with \(M_{\text {ME }}=0\), then Instruction Complete and Branch Taken debug events cannot occur, and no DBSR status bits are set and no subsequent imprecise Debug interrupt will occur (see Section 8.4 on page 606).
4. Machine Check status information is commonly provided as part of the system implementation, but is implementation-dependent.
5. In general, when an interrupt causes a particular ESR bit or bits to be set (or cleared) as indicated in the table, it also causes all other ESR bits to be cleared. There may be special rules regarding the handling of implementation-specific ESR bits.
Legend:
[xxx] means ESR \(_{x x x}\) could be set
[xxx,yyy] means either \(E S R_{x x x}\) or \(E S R_{y y y}\) may be set, but never both
(xxx,yyy) means either \(E S R_{x x x}\) or \(E S R_{y y y}\) will be set, but never both
\(\{x x x, y y y\}\) means either \(E S R_{x x x}\) or \(E S R_{\text {yyy }}\) will be set, or possibly both
\(x x x\) means \(E S R_{x x x}\) is set
6. The precision of the Floating-point Enabled Exception type Program interrupt is controlled by the MSR \(_{\text {FEO,FE1 }}\) bits. When MSR \(_{\text {FE0,FE1 }}=0 b 01\) or Ob10, the interrupt may be imprecise. When such a Program interrupt is taken, if the address saved in SRRO is not the address of the instruction that caused the exception (i.e. the instruction that caused FPSCR FEX to be set to 1), ESR PIE is set to 1. When \(\mathrm{MSR}_{\text {FEO,FE1 }}=0 \mathrm{~b} 11\), the interrupt is precise. When \(M S R_{F E 0, F E 1}=0 b 00\), the interrupt is masked, and the interrupt will subsequently occur imprecisely if and when Floating-point Enabled Exception type Program interrupts are enabled by setting either or both of MSR FEO,FE1 , and will also cause ESR \({ }_{\text {PIE }}\) to be set to 1. See Section 5.6.7. Also, exception status on the exact cause is available in the Floating-Point Status and Control Register (see Section 4.2.2 and Section 4.4 of Book I).

The precision of the Auxiliary Processor Enabled Exception type Program interrupt is implementa-tion-dependent.
7. Auxiliary Processor exception status is commonly provided as part of the implementation.
8. Cache locking and cache locking exceptions are implementation-dependent.
9. Software must examine the instruction and the subject TLB entry to determine the exact cause of the interrupt.
10. If the Embedded.Enhanced Debug category is enabled, this interrupt is not a critical interrupt. DSRR0 and DSRR1 are used instead of CSRRO and CSRR1.

\subsection*{5.6.1 Critical Input Interrupt}

A Critical Input interrupt occurs when no higher priority exception exists (see Section 5.9 on page 591), a Critical Input exception is presented to the interrupt mechanism, and \(\mathrm{MSR}_{\mathrm{CE}}=1\). While the specific definition of a Critical Input exception is implementation-dependent, it would typically be caused by the activation of an asynchronous signal that is part of the system. Also, implementations may provide an alternative means (in addition to \(\mathrm{MSR}_{\mathrm{CE}}\) ) for masking the Critical Input interrupt.

CSRR0, CSRR1, and MSR are updated as follows:
\begin{tabular}{|c|c|}
\hline CSRRO & Set to the effective address of the next instruction to be executed. \\
\hline CSRR1 & Set to the contents of the MSR at the time of the interrupt. \\
\hline \multicolumn{2}{|l|}{MSR} \\
\hline CM & \(\mathrm{MSR}_{\text {CM }}\) is set to MSR \({ }_{\text {ICM }}\). \\
\hline ME, ICM & Unchanged. \\
\hline DE & Unchanged if category E.ED is supported; otherwise set to 0 \\
\hline
\end{tabular} instruction to be executed.
of the interrupt.
\(\mathrm{CM} \quad \mathrm{MSR}_{\mathrm{CM}}\) is set to \(\mathrm{MSR}_{\text {ICM }}\).
ME, ICM Unchanged.
DE Unchanged if category E.ED is supported; otherwise set to 0

\section*{Programming Note}

On implementations on which a Machine Check interrupt can be caused by referring to an invalid real address, executing a dcbz, dcbzep, or dcba instruction can cause a delayed Machine Check interrupt by establishing in the data cache a block that is associated with an invalid real address. See Section 3.2 of Book II. A Machine Check interrupt can eventually occur if and when a subsequent attempt is made to write that block to main storage, for example as the result of executing an instruction that causes a cache miss for which the block is the target for replacement or as the result of executing a dcbst, dcbstep, dcbf, or dcbfep instruction.

\subsection*{5.6.3 Data Storage Interrupt}

A Data Storage interrupt may occur when no higher priority exception exists (see Section 5.9 on page 591) and a Data Storage exception is presented to the interrupt mechanism. A Data Storage exception is caused when any of the following exceptions arises during execution of an instruction:

\section*{Read Access Control exception}

A Read Access Control exception is caused when one of the following conditions exist.

■ While in user mode ( \(M S R R R^{P}=1\) ), a Load or 'loadclass' Cache Management instruction attempts to access a location in storage that is not user mode read enabled (i.e. page access control bit UR=0).
- While in supervisor mode ( \(\mathrm{MSR}_{\mathrm{PR}}=0\) ), a Load or 'load-class' Cache Management instruction attempts to access a location in storage that is not supervisor mode read enabled (i.e. page access control bit SR=0).

\section*{Write Access Control exception}

A Write Access Control exception is caused when one of the following conditions exist.
- While in user mode ( \(\mathrm{MSR}_{\mathrm{PR}}=1\) ), a Store or 'storeclass' Cache Management instruction attempts to access a location in storage that is not user mode write enabled (i.e. page access control bit UW=0).
- While in supervisor mode ( \(\mathrm{MSR}_{\mathrm{PR}}=0\) ), a Store or 'store-class' Cache Management instruction attempts to access a location in storage that is not supervisor mode write enabled (i.e. page access control bit SW=0).

\section*{Byte Ordering exception}

A Byte Ordering exception may occur when the implementation cannot perform the data storage access in the byte order specified by the Endian storage attribute of the page being accessed.

\section*{Cache Locking exception}

A Cache Locking exception may occur when the locked state of one or more cache lines has the potential to be altered. This exception is implementation-dependent.

\section*{Storage Synchronization exception}

A Storage Synchronization exception will occur when an attempt is made to execute a Load and Reserve or Store Conditional instruction from or to a location that is Write Through Required or Caching Inhibited (if the interrupt does not occur then the instruction executes correctly: see Section 3.3.2 of Book II).

If a stwcx. or stdcx. would not perform its store in the absence of a Data Storage interrupt, and either (a) the specified effective address refers to storage that is Write Through Required or Caching Inhibited, or (b) a non-conditional Store to the specified effective address would cause a Data Storage interrupt, it is implementa-tion-dependent whether a Data Storage interrupt occurs.

Instructions Iswx or stswx with a length of zero, icbt, dcbt, dcbtep, dcbtst, dcbtstep, or dcba cannot cause a Data Storage interrupt, regardless of the effective address.

\section*{Programming Note}

The icbi, icbiep, and icbt instructions are treated as Loads from the addressed byte with respect to address translation and protection. These Instruction Cache Management instructions use \(\mathrm{MSR}_{\mathrm{DS}}\), not \(\mathrm{MSR}_{\text {IS }}\), to determine translation for their operands. Instruction Storage exceptions and Instruction TLB Miss exceptions are associated with the 'fetching' of instructions not with the 'execution' of instructions. Data Storage exceptions and Data TLB Miss exceptions are associated with the 'execution' of Instruction Cache Management instructions.

When a Data Storage interrupt occurs, the processor suppresses the execution of the instruction causing the Data Storage exception.

SRR0, SRR1, MSR, DEAR, and ESR are updated as follows:

SRRO Set to the effective address of the instruction causing the Data Storage interrupt.
SRR1 Set to the contents of the MSR at the time of the interrupt.

\section*{MSR}

CM \(\quad \mathrm{MSR}_{\mathrm{CM}}\) is set to \(\mathrm{MSR}_{\text {ICM }}\).
CE, ME,
DE, ICM Unchanged.
All other defined MSR bits set to 0 .

DEAR Set to the effective address of a byte that is both within the range of the bytes being accessed by the Storage Access or Cache Management instruction, and within the page whose access caused the Data Storage exception.

\section*{ESR}

FP Set to 1 if the instruction causing the interrupt is a floating-point load or store; otherwise set to 0 .
ST Set to 1 if the instruction causing the interrupt is a Store or 'store-class' Cache Management instruction; otherwise set to 0 .
\(\mathrm{DLK}_{0: 1}\) Set to an implementation-dependent value due to a Cache Locking exception causing the interrupt.
AP Set to 1 if the instruction causing the interrupt is an Auxiliary Processor load or store; otherwise set to 0 .
BO Set to 1 if the instruction caused a Byte Ordering exception; otherwise set to 0 .
SPV Set to 1 if the instruction causing the interrupt is a SPE operation or a Vector operation; otherwise set to 0 .
VLEMI Set to 1 if the instruction causing the interrupt resides in VLE storage.
EPID Set to 1 if the instruction causing the interrupt is an External Process ID instruction; otherwise set to 0 .

All other defined ESR bits are set to 0 .

\section*{Programming Note}

Read and Write Access Control and Byte Ordering exceptions are not mutually exclusive. Even if \(E S R_{B O}\) is set, system software must also examine the TLB entry accessed by the data storage access to determine whether or not a Read Access Control or Write Access Control exception may have also occurred.

Instruction execution resumes at address IVPR \(_{0: 47}\) || IVOR2 \({ }_{48: 59}| | 0 b 0000\).

\subsection*{5.6.4 Instruction Storage Interrupt}

An Instruction Storage interrupt occurs when no higher priority exception exists (see Section 5.9 on page 591) and an Instruction Storage exception is presented to the interrupt mechanism. An Instruction Storage exception is caused when any of the following exceptions arises during execution of an instruction:

\section*{Execute Access Control exception}

An Execute Access Control exception is caused when one of the following conditions exist.
- While in user mode ( \(\mathrm{MSR}_{\mathrm{PR}}=1\) ), an instruction fetch attempts to access a location in storage that
is not user mode execute enabled (i.e. page access control bit UX=0).
- While in supervisor mode ( \(\mathrm{MSR}_{P R}=0\) ), an instruction fetch attempts to access a location in storage that is not supervisor mode execute enabled (i.e. page access control bit \(\mathrm{SX=0}\) ).

\section*{Byte Ordering exception}

A Byte Ordering exception may occur when the implementation cannot perform the instruction fetch in the byte order specified by the Endian storage attribute of the page being accessed.
When an Instruction Storage interrupt occurs, the processor suppresses the execution of the instruction causing the Instruction Storage exception.
SRR0, SRR1, MSR, and ESR are updated as follows:
SRRO Set to the effective address of the instruction causing the Instruction Storage interrupt.
SRR1 Set to the contents of the MSR at the time of the interrupt.

MSR
\(\mathrm{CM} \quad \mathrm{MSR}_{\mathrm{CM}}\) is set to \(\mathrm{MSR}_{\mathrm{ICM}}\).
CE, ME,
DE, ICM Unchanged.
All other defined MSR bits set to 0 .

\section*{ESR}

BO Set to 1 if the instruction fetch caused a Byte Ordering exception; otherwise set to 0.

VLEMI Set to 1 if the instruction causing the interrupt resides in VLE storage.

All other defined ESR bits are set to 0 .

\section*{Programming Note}

Execute Access Control and Byte Ordering exceptions are not mutually exclusive. Even if \(E S R_{B O}\) is set, system software must also examine the TLB entry accessed by the instruction fetch to determine whether or not an Execute Access Control exception may have also occurred.

Instruction execution resumes at address \(\operatorname{IVPR}_{0: 47}\) || IVOR3 \(_{48: 59}| | 0 b 0000\).

\subsection*{5.6.5 External Input Interrupt}

An External Input interrupt occurs when no higher priority exception exists (see Section 5.9 on page 591), an External Input exception is presented to the interrupt mechanism, and \(M S R_{E E}=1\). While the specific definition of an External Input exception is implementationdependent, it would typically be caused by the activation of an asynchronous signal that is part of the pro-
cessing system. Also, implementations may provide an alternative means (in addition to \(\mathrm{MSR}_{\mathrm{EE}}\) ) for masking the External Input interrupt.
SRR0, SRR1, and MSR are updated as follows:
SRRO Set to the effective address of the next instruction to be executed.

SRR1 Set to the contents of the MSR at the time of the interrupt.

MSR
\(\mathrm{CM} \quad \mathrm{MSR}_{\mathrm{CM}}\) is set to \(\mathrm{MSR}_{\text {ICM }}\).
CE, ME,
DE, ICM Unchanged.
All other defined MSR bits set to 0 .
Instruction execution resumes at address IVPR \(_{0: 47}\) || IVOR448:59||Ob0000.

\section*{Programming Note}

Software is responsible for taking whatever action(s) are required by the implementation in order to clear any External Input exception status prior to re-enabling \(\mathrm{MSR}_{\text {EE }}\) in order to avoid another, redundant External Input interrupt.

\subsection*{5.6.6 Alignment Interrupt}

An Alignment interrupt occurs when no higher priority exception exists (see Section 5.9 on page 591) and an Alignment exception is presented to the interrupt mechanism. An Alignment exception may be caused when the implementation cannot perform a data storage access for one of the following reasons:
- The operand of a Load or Store is not aligned.
- The instruction is a Move Assist, Load Multiple or Store Multiple.
■ The operand of dcbz or dcbzep is in storage that is Write Through Required or Caching Inhibited, or one of these instructions is executed in an implementation that has either no data cache or a Write Through data cache or the line addressed by the instruction cannot be established in the cache because the cache is disabled or locked.
- The operand of a Store, except Store Conditional, is in storage that is Write-Through Required.

For Imw and stmw with an operand that is not wordaligned, and for Load and Reserve and Store Conditional instructions with an operand that is not aligned, an implementation may yield boundedly undefined results instead of causing an Alignment interrupt. A Store Conditional to Write Through Required storage may either cause a Data Storage interrupt, cause an Alignment interrupt, or correctly execute the instruction. For all other cases listed above, an implementation may execute the instruction correctly instead of causing an Alignment interrupt. (For dcbz or dcbzep, 'correct'
execution means setting each byte of the block in main storage to \(0 \times 00\).)

\section*{Programming Note}

The architecture does not support the use of an unaligned effective address by Load and Reserve and Store Conditional instructions. If an Alignment interrupt occurs because one of these instructions specifies an unaligned effective address, the Alignment interrupt handler must not attempt to emulate the instruction, but instead should treat the instruction as a programming error.

When an Alignment interrupt occurs, the processor suppresses the execution of the instruction causing the Alignment exception.
SRR0, SRR1, MSR, DEAR, and ESR are updated as follows:

SRRO Set to the effective address of the instruction causing the Alignment interrupt.

SRR1 Set to the contents of the MSR at the time of the interrupt.

MSR
\(\mathrm{CM} \quad \mathrm{MSR}_{\mathrm{CM}}\) is set to \(\mathrm{MSR}_{\text {ICM }}\).
CE, ME,
DE, ICM Unchanged.
All other defined MSR bits set to 0 .
DEAR Set to the effective address of a byte that is both within the range of the bytes being accessed by the Storage Access or Cache Management instruction, and within the page whose access caused the Alignment exception.

\section*{ESR}

FP Set to 1 if the instruction causing the interrupt is a floating-point load or store; otherwise set to 0 .
ST Set to 1 if the instruction causing the interrupt is a Store; otherwise set to 0 .
AP Set to 1 if the instruction causing the interrupt is an Auxiliary Processor load or store; otherwise set to 0 .
SPV Set to 1 if the instruction causing the interrupt is a SPE operation or a Vector operation; otherwise set to 0 .
VLEMI Set to 1 if the instruction causing the interrupt resides in VLE storage.
EPID Set to 1 if the instruction causing the interrupt is an External Process ID instruction; otherwise set to 0 .

All other defined ESR bits are set to 0 .
Instruction execution resumes at address IVPR \(_{0: 47}\) || IVOR548:59||0b0000.

\subsection*{5.6.7 Program Interrupt}

A Program interrupt occurs when no higher priority exception exists (see Section 5.9 on page 591), a Program exception is presented to the interrupt mechanism, and, for Floating-point Enabled exception, \(\mathrm{MSR}_{\text {FE0,FE1 }}\) are non-zero. A Program exception is caused when any of the following exceptions arises during execution of an instruction:

\section*{Floating-point Enabled exception}

A Floating-point Enabled exception is caused when FPSCR \(_{\text {FEX }}\) is set to 1 by the execution of a floatingpoint instruction that causes an enabled exception, including the case of a Move To FPSCR instruction that causes an exception bit and the corresponding enable bit both to be 1. Note that in this context, the term 'enabled exception' refers to the enabling provided by control bits in the Floating-Point Status and Control Register. See Section 4.2.2 of Book I.

\section*{Auxiliary Processor Enabled exception}

The cause of an Auxiliary Processor Enabled exception is implementation-dependent.

\section*{Illegal Instruction exception}

An Illegal Instruction exception does occur when execution is attempted of any of the following kinds of instructions.
- a reserved-illegal instruction

■ when \(M_{\text {- }} \mathrm{PR}_{\mathrm{P}}=1\) (user mode), an mtspr or mfspr that specifies an SPRN value with SPRN \(_{5}=0\) (usermode accessible) that represents an unimplemented Special Purpose Register

An Illegal Instruction exception may occur when execution is attempted of any of the following kinds of instructions. If the exception does not occur, the alternative is shown in parentheses.
- an instruction that is in invalid form (boundedly undefined results)
- an Iswx instruction for which register RA or register RB is in the range of registers to be loaded (boundedly undefined results)
- a reserved-no-op instruction (no-operation performed is preferred)
- a defined instruction that is not implemented by the implementation (Unimplemented Operation exception)

\section*{Privileged Instruction exception}

A Privileged Instruction exception occurs when \(M S R_{P R}=1\) and execution is attempted of any of the following kinds of instructions.
- a privileged instruction
- an mtspr or mfspr instruction that specifies an SPRN value with SPRN \(_{5}=1\)

\section*{Trap exception}

A Trap exception occurs when any of the conditions specified in a Trap instruction are met and the exception is not also enabled as a Debug interrupt. If enabled as a Debug interrupt (i.e. \(\mathrm{DBCRO}_{\text {TRAP }}=1\), \(\mathrm{DBCRO}_{\text {IDM }}=1\), and \(\mathrm{MSR}_{\mathrm{DE}}=1\) ), then a Debug interrupt will be taken instead of the Program interrupt.

\section*{Unimplemented Operation exception}

An Unimplemented Operation exception may occur when execution is attempted of a defined instruction that is not implemented by the implementation. Otherwise an Illegal Instruction exception occurs.

An Unimplemented Operation exception may also occur when the processor is in 32-bit mode and execution is attempted of an instruction that is part of the 64Bit category. Otherwise the instruction executes normally.
SRR0, SRR1, MSR, and ESR are updated as follows:
SRRO For all Program interrupts except an Enabled exception when in one of the imprecise modes (see Section 2.2.1 on page 513) or when a disabled exception is subsequently enabled, set to the effective address of the instruction that caused the Program interrupt.
For an imprecise Enabled exception, set to the effective address of the excepting instruction or to the effective address of some subsequent instruction. If it points to a subsequent instruction, that instruction has not been executed, and ESR PIE is set to 1 . If a subsequent instruction is an msync or isync, SRRO will point at the msync or isync instruction, or at the following instruction.
If \(\mathrm{FPSCR}_{\text {FEX }}=1\) but both \(\mathrm{MSR}_{\text {FE } 0}=0\) and \(M_{\mathrm{MSE}_{1}}=0\), an Enabled exception type Program interrupt will occur imprecisely prior to or at the next synchronizing event if these MSR bits are altered by any instruction that can set the MSR so that the expression
\(\left(\mathrm{MSR}_{\text {FEO }} \mid \mathrm{MSR}_{\text {FE1 } 1}\right) \&\) FPSCR \(_{\text {FEX }}\)
is 1 . When this occurs, SRRO is loaded with the address of the instruction that would have executed next, not with the address of the instruction that modified the MSR causing the interrupt, and ESR PIE is set to 1 .
SRR1 Set to the contents of the MSR at the time of the interrupt.

MSR
\(\mathrm{CM} \quad \mathrm{MSR}_{\mathrm{CM}}\) is set to \(\mathrm{MSR}_{\mathrm{ICM}}\).
CE, ME,
DE, ICM Unchanged.
\begin{tabular}{ll} 
All other defined MSR bits set to 0 . \\
ESR \\
PIL & \begin{tabular}{l} 
Set to 1 if an Illegal Instruction exception \\
type Program interrupt; otherwise set to 0
\end{tabular} \\
PPR & \begin{tabular}{l} 
Set to 1 if a Privileged Instruction exception \\
type Program interrupt; otherwise set to 0
\end{tabular} \\
PTR & \begin{tabular}{l} 
Set to 1 if a Trap exception type Program \\
interrupt; otherwise set to 0
\end{tabular} \\
PUO \begin{tabular}{l} 
Set to 1 if an Unimplemented Operation \\
exception type Program interrupt; other- \\
wise set to 0
\end{tabular} \\
FP \begin{tabular}{l} 
Set to 1 if the instruction causing the inter- \\
rupt is a floating-point instruction; otherwise
\end{tabular} \\
set to 0.
\end{tabular}

All other defined ESR bits are set to 0 .
Instruction execution resumes at address IVPR \(_{0: 47}\) || IVOR6 \({ }_{48: 59}| | 0 b 0000\).

\subsection*{5.6.8 Floating-Point Unavailable Interrupt}

A Floating-Point Unavailable interrupt occurs when no higher priority exception exists (see Section 5.9 on page 591), an attempt is made to execute a floatingpoint instruction (i.e. any instruction listed in Section 4.6 of Book I), and \(\mathrm{MSR}_{\text {FP }}=0\).
When a Floating-Point Unavailable interrupt occurs, the processor suppresses the execution of the instruction causing the Floating-Point Unavailable interrupt.
SRR0, SRR1, and MSR are updated as follows:
SRRO Set to the effective address of the instruction that caused the interrupt.
SRR1 Set to the contents of the MSR at the time of the interrupt.

\section*{MSR}

CM \(\quad \mathrm{MSR}_{\mathrm{CM}}\) is set to \(\mathrm{MSR}_{\text {ICM }}\).
CE, ME,
DE, ICM Unchanged.
All other defined MSR bits set to 0 .

Instruction execution resumes at address IVPR \(_{0: 47}\) || IVOR7 \(_{48: 59}| | 0 b 0000\).

\subsection*{5.6.9 System Call Interrupt}

A System Call interrupt occurs when no higher priority exception exists (see Section 5.9 on page 591) and a System Call (sc) instruction is executed.
SRR0, SRR1, and MSR are updated as follows:
SRRO Set to the effective address of the instruction after the scinstruction.
SRR1 Set to the contents of the MSR at the time of the interrupt.

\section*{MSR}

CM \(\quad\) MSR \(_{\text {CM }}\) is set to MSR \(_{\text {ICM }}\).
VLEMI Set to 1 if the instruction causing the interrupt resides in VLE storage.
CE, ME,
DE, ICM Unchanged.
All other defined MSR bits set to 0 .
Instruction execution resumes at address IVPR \(_{0: 47}\) || IVOR8 \({ }_{48: 59}| | 0 b 0000\).

\subsection*{5.6.10 Auxiliary Processor Unavailable Interrupt}

An Auxiliary Processor Unavailable interrupt occurs when no higher priority exception exists (see Section 5.9 on page 591), an attempt is made to execute an Auxiliary Processor instruction (including Auxiliary Processor loads, stores, and moves), the target Auxiliary Processor is present on the implementation, and the Auxiliary Processor is configured as unavailable. Details of the Auxiliary Processor, its instruction set, and its configuration are implementation-dependent. See User's Manual for the implementation.
When an Auxiliary Processor Unavailable interrupt occurs, the processor suppresses the execution of the instruction causing the Auxiliary Processor Unavailable interrupt.
Registers SRR0, SRR1, and MSR are updated as follows:
SRRO Set to the effective address of the instruction that caused the interrupt.
SRR1 Set to the contents of the MSR at the time of the interrupt.

\section*{MSR}
\(\mathrm{CM} \quad \mathrm{MSR}_{\text {CM }}\) is set to \(\mathrm{MSR}_{\text {ICM }}\).
CE, ME,
DE, ICM Unchanged.
All other defined MSR bits set to 0 .

Instruction execution resumes at address IVPR \(_{0: 47}\) || IVOR9 \(_{48: 59}| | 0 b 0000\).

\subsection*{5.6.11 Decrementer Interrupt}

A Decrementer interrupt occurs when no higher priority exception exists (see Section 5.9 on page 591), a Decrementer exception exists ( \(\mathrm{TSR}_{\text {DIS }}=1\) ), and the interrupt is enabled \(\left(T C R_{\text {DIE }}=1\right.\) and \(\left.M S R_{E E}=1\right)\). See Section 7.3 on page 599.

> Programming Note
> MSR \(_{\text {EE }}\) also enables the External Input and FixedInterval Timer interrupts.

SRR0, SRR1, MSR, and TSR are updated as follows:
SRRO Set to the effective address of the next instruction to be executed.
SRR1 Set to the contents of the MSR at the time of the interrupt.

\section*{MSR}
\(\mathrm{CM} \quad \mathrm{MSR}_{\mathrm{CM}}\) is set to \(\mathrm{MSR}_{\text {ICM }}\).
CE, ME,
DE, ICM Unchanged.
All other defined MSR bits set to 0 .
TSR (See Section 7.5.1 on page 601.)
DIS Set to 1.
Instruction execution resumes at address IVPR \(_{0: 47}\) || IVOR1048:59||0b0000.

\section*{Programming Note}

Software is responsible for clearing the Decrementer exception status prior to re-enabling the \(\mathrm{MSR}_{\text {EE }}\) bit in order to avoid another redundant Decrementer interrupt. To clear the Decrementer exception, the interrupt handling routine must clear \(\mathrm{TSR}_{\text {DIS }}\). Clearing is done by writing a word to TSR using mtspr with a 1 in any bit position that is to be cleared and 0 in all other bit positions. The writedata to the TSR is not direct data, but a mask. A 1 causes the bit to be cleared, and a 0 has no effect.

\subsection*{5.6.12 Fixed-Interval Timer Interrupt}

A Fixed-Interval Timer interrupt occurs when no higher priority exception exists (see Section 5.9 on page 591), a Fixed-Interval Timer exception exists ( \(\mathrm{TSR}_{\text {FIS }}=1\) ), and the interrupt is enabled ( \(\mathrm{TCR}_{\text {FIE }}=1\) and \(\mathrm{MSR}_{\mathrm{EE}}=1\) ). See Section 7.6 on page 602.

\section*{Programming Note}
\(\mathrm{MSR}_{\text {EE }}\) also enables the External Input and Decrementer interrupts.

SRR0, SRR1, MSR, and TSR are updated as follows:
SRRO Set to the effective address of the next instruction to be executed.
SRR1 Set to the contents of the MSR at the time of the interrupt.

MSR
\(\mathrm{CM} \quad \mathrm{MSR}_{\mathrm{CM}}\) is set to \(\mathrm{MSR}_{\mathrm{ICM}}\).
CE, ME,
DE, ICM Unchanged.
All other defined MSR bits set to 0 .
\(\begin{array}{cc}\text { TSR } & \text { (See Section } 7.5 .1 \text { on page 601.) } \\ \text { FIS } & \text { Set to } 1\end{array}\)
Instruction execution resumes at address IVPR \(_{0: 47}\) || IVOR1148:59||0b0000.

\section*{- Programming Note}

Software is responsible for clearing the Fixed-Interval Timer exception status prior to re-enabling the \(\mathrm{MSR}_{\text {EE }}\) bit in order to avoid another redundant Fixed-Interval Timer interrupt. To clear the FixedInterval Timer exception, the interrupt handling routine must clear TSR \(_{\text {FIS }}\). Clearing is done by writing a word to TSR using mtspr with a 1 in any bit position that is to be cleared and 0 in all other bit positions. The write-data to the TSR is not direct data, but a mask. A 1 causes the bit to be cleared, and a 0 has no effect.

\subsection*{5.6.13 Watchdog Timer Interrupt}

A Watchdog Timer interrupt occurs when no higher priority exception exists (see Section 5.9 on page 591), a Watchdog Timer exception exists ( \(\mathrm{TSR}_{\text {WIS }}=1\) ), and the interrupt is enabled (i.e. \(\mathrm{TCR}_{\text {WIE }}=1\) and \(\mathrm{MSR}_{\mathrm{CE}}=1\) ). See Section 7.7 on page 602.

\section*{- Programming Note}
\(M_{\text {MSE }}\) also enables the Critical Input interrupt.
CSRR0, CSRR1, MSR, and TSR are updated as follows:
CSRRO Set to the effective address of the next instruction to be executed.
CSRR1 Set to the contents of the MSR at the time of the interrupt.

\section*{MSR}
\(\mathrm{CM} \quad \mathrm{MSR}_{\mathrm{CM}}\) is set to \(\mathrm{MSR}_{\mathrm{ICM}}\).
ME, ICM,

\section*{DE Unchanged.}

All other defined MSR bits set to 0 .
TSR (See Section 7.5.1 on page 601.)
WIS Set to 1.
Instruction execution resumes at address IVPR \(_{0: 47}\) || IVOR1248:59||0b0000.

\section*{Programming Note}

Software is responsible for clearing the Watchdog Timer exception status prior to re-enabling the \(\mathrm{MSR}_{\text {CE }}\) bit in order to avoid another redundant Watchdog Timer interrupt. To clear the Watchdog Timer exception, the interrupt handling routine must clear \(\mathrm{TSR}_{\text {WIS }}\). Clearing is done by writing a word to TSR using mtspr with a 1 in any bit position that is to be cleared and 0 in all other bit positions. The write-data to the TSR is not direct data, but a mask. A 1 causes the bit to be cleared, and a 0 has no effect.

\subsection*{5.6.14 Data TLB Error Interrupt}

A Data TLB Error interrupt occurs when no higher priority exception exists (see Section 5.9 on page 591) and any of the following Data TLB Error exceptions is presented to the interrupt mechanism.

\section*{TLB Miss exception}

Caused when the virtual address associated with a data storage access does not match any valid entry in the TLB as specified in Section 4.7.2 on page 545.

If a stwcx. or stdcx. would not perform its store in the absence of a Data Storage interrupt, and a non-conditional Store to the specified effective address would cause a Data Storage interrupt, it is implementationdependent whether a Data Storage interrupt occurs.
When a Data TLB Error interrupt occurs, the processor suppresses the execution of the instruction causing the Data TLB Error interrupt.

SRR0, SRR1, MSR, DEAR and ESR are updated as follows:

SRRO Set to the effective address of the instruction causing the Data TLB Error interrupt
SRR1 Set to the contents of the MSR at the time of the interrupt.

\section*{MSR}

CM \(\quad\) MSR \(_{\text {CM }}\) is set to \(M S R_{\text {ICM }}\).
CE, ME, DE, ICM Unchanged.
All other defined MSR bits set to 0 .
DEAR Set to the effective address of a byte that is both within the range of the bytes being accessed by the Storage Access or Cache

Management instruction, and within the page whose access caused the Data TLB Error exception.

\section*{ESR}

Set to 1 if the instruction causing the interrupt is a Store, dcbi, dcbz, or dcbzep instruction; otherwise set to 0 .
FP Set to 1 if the instruction causing the interrupt is a floating-point load or store; otherwise set to 0 .
AP Set to 1 if the instruction causing the interrupt is an Auxiliary Processor load or store; otherwise set to 0 .
SPV Set to 1 if the instruction causing the interrupt is a SPE operation or a Vector operation; otherwise set to 0 .
VLEMI Set to 1 if the instruction causing the interrupt resides in VLE storage.
EPID Set to 1 if the instruction causing the interrupt is an External Process ID instruction; otherwise set to 0 .

All other defined ESR bits are set to 0 .
Instruction execution resumes at address IVPR \(_{0: 47}\) || IVOR13 \(48: 59| | 0 b 0000\).

\subsection*{5.6.15 Instruction TLB Error Interrupt}

An Instruction TLB Error interrupt occurs when no higher priority exception exists (see Section 5.9 on page 591) and any of the following Instruction TLB Error exceptions is presented to the interrupt mechanism.

\section*{TLB Miss exception}

Caused when the virtual address associated with an instruction fetch does not match any valid entry in the TLB as specified in Section 4.7.2 on page 545.
When an Instruction TLB Error interrupt occurs, the processor suppresses the execution of the instruction causing the Instruction TLB Miss exception.
SRR0, SRR1, and MSR are updated as follows:
SRRO Set to the effective address of the instruction causing the Instruction TLB Error interrupt.
SRR1 Set to the contents of the MSR at the time of the interrupt.

MSR
\(\mathrm{CM} \quad \mathrm{MSR}_{\mathrm{CM}}\) is set to \(\mathrm{MSR}_{\text {ICM }}\).
CE, ME,
DE, ICM Unchanged.
All other defined MSR bits set to 0 .

Instruction execution resumes at address IVPR \(_{0: 47}\) || IVOR1448:59||0b0000.

\subsection*{5.6.16 Debug Interrupt}

A Debug interrupt occurs when no higher priority exception exists (see Section 5.9 on page 591), a Debug exception exists in the DBSR, and Debug interrupts are enabled (DBCRO \({ }_{\text {IDM }}=1\) and \(M S R_{D E}=1\) ). A Debug exception occurs when a Debug Event causes a corresponding bit in the DBSR to be set. See Section 8.5.

If the Embedded.Enhanced Debug category is not supported or is supported and is not enabled, CSRRO, CSRR1, MSR, and DBSR are updated as follows. If the Embedded.Enhanced Debug category is supported and is enabled, DSRR0 and DSRR1 are updated as specified below and CSRRO and CSRR1 are not changed. The means by which the Embedded.Enhanced Debug category is enabled is implemen-tation-dependent.

\section*{CSRRO or DSRRO [Category: Embedded.Enhanced} Debug]
For Debug exceptions that occur while Debug interrupts are enabled ( \(\mathrm{DBCRO}_{\text {IDM }}=1\) and \(\mathrm{MSR}_{\mathrm{DE}}=1\) ), CSRRO is set as follows:
- For Instruction Address Compare (IAC1, IAC2, IAC3, IAC4), Data Address Compare (DAC1R, DAC1W, DAC2R, DAC2W), Data Value Compare (DVC1, DVC2), Trap (TRAP), or Branch Taken (BRT) debug exceptions, set to the address of the instruction causing the Debug interrupt.
- For Instruction Complete (ICMP) debug exceptions, set to the address of the instruction that would have executed after the one that caused the Debug interrupt.
- For Unconditional Debug Event (UDE) debug exceptions, set to the address of the instruction that would have executed next if the Debug interrupt had not occurred.
- For Interrupt Taken (IRPT) debug exceptions, set to the interrupt vector value of the interrupt that caused the Interrupt Taken debug event.
- For Return From Interrupt (RET) debug exceptions, set to the address of the rfi instruction that caused the Debug interrupt.
- For Critical Interrupt Taken (CRPT) debug exceptions, DSRR0 is set to the address of the first instruction of the critical interrupt handler. CSRRO is unaffected.
- For Critical Interrupt Return (CRET) debug exceptions, DSRRO is set to the address of the rfci instruction that
caused the Debug interrupt. See Section 8.4.10, "Critical Interrupt Return Debug Event [Category: Embedded.Enhanced Debug]".

For Debug exceptions that occur while Debug interrupts are disabled \(\left(\mathrm{DBCRO}_{\text {IDM }}=0\right.\) or \(\left.\mathrm{MSR}_{\text {DE }}=0\right)\), a Debug interrupt will occur at the next synchronizing event if \(\mathrm{DBCRO}_{\text {IDM }}\) and \(\mathrm{MSR}_{\text {DE }}\) are modified such that they are both 1 and if the Debug exception Status is still set in the DBSR. When this occurs, CSRRO or DSRR0 [Category:Embedded.Enhanced Debug] is set to the address of the instruction that would have executed next, not with the address of the instruction that modified the Debug Control Register 0 or MSR and thus caused the interrupt.

CSRR1 or DSRR1 [Category: Embedded.Enhanced Debug]
Set to the contents of the MSR at the time of the interrupt.

MSR
\(\mathrm{CM} \quad\) MSR \(_{\mathrm{CM}}\) is set to \(\mathrm{MSR}_{\mathrm{ICM}}\).
ME, ICM Unchanged.

All other supported MSR bits set to 0 .
DBSR Set to indicate type of Debug Event (see Section 8.5.2)
Instruction execution resumes at address \(\mathrm{IVPR}_{0: 47}\) || IVOR1548:59||0b0000.

\subsection*{5.6.17 SPE/Embedded FloatingPoint/Vector Unavailable Interrupt [Categories: SPE.Embedded Float Scalar Double, SPE.Embedded Float Vector, Vector]}

The SPE/Embedded Floating-Point/Vector Unavailable interrupt occurs when no higher priority exception exists, and an attempt is made to execute an SPE, SPE.Embedded Float Scalar Double, SPE.Embedded Float Vector, or Vector instruction and \(M_{S P V}=0\).
When an Embedded Floating-Point Unavailable interrupt occurs, the processor suppresses the execution of the instruction causing the exception.

SRR0, SRR1, MSR, and ESR are updated as follows:
SRRO Set to the effective address of the instruction causing the Embedded Floating-Point Unavailable interrupt.
SRR1 Set to the contents of the MSR at the time of the interrupt.

\section*{MSR}

CM \(\quad \mathrm{MSR}_{\mathrm{CM}}\) is set to \(\mathrm{MSR}_{\text {ICM }}\).
VLEMI Set to 1 if the instruction causing the interrupt resides in VLE storage.
CE, ME,
DE, ICM Unchanged.
All other defined MSR bits set to 0 .
ESR
SPV Set to 1.
VLEMI Set to 1 if the instruction causing the interrupt resides in VLE storage.

All other defined ESR bits are set to 0 .
Instruction execution resumes at address IVPR \(_{0: 47}\) || IVOR32 \(48: 59\) ||0b0000.

\section*{Programming Note}

This interrupt is also used by the Signal Processing Engine in the same manner. It should be used by software to determine if the application is using the upper 32 bits of the GPRs in a 32-bit implementation and thus be required to save and restore them on context switch.

\subsection*{5.6.18 Embedded Floating-Point Data Interrupt \\ [Categories: SPE.Embedded Float \\ Scalar Double, SPE.Embedded Float Scalar Single, SPE.Embedded Float Vector]}

The Embedded Floating-Point Data interrupt occurs when no higher priority exception exists (see Section 5.9) and an Embedded Floating-Point Data exception is presented to the interrupt mechanism. The Embedded Floating-Point Data exception causing the interrupt is indicated in the SPEFSCR; these exceptions include Embedded Floating-Point Invalid Operation/Input Error (FINV, FINVH), Embedded Floating-Point Divide By Zero (FDBZ, FDBZH), Embedded Floating-Point Overflow (FOV, FOVH), and Embedded Floating-Point Underflow (FUNF, FUNFH)
When an Embedded Floating-Point Data interrupt occurs, the processor suppresses the execution of the instruction causing the exception.
SRR0, SRR1, MSR, and ESR are updated as follows:
SRRO Set to the effective address of the instruction causing the Embedded Floating-Point Data interrupt.
SRR1 Set to the contents of the MSR at the time of the interrupt.

\section*{MSR}
\(\mathrm{CM} \quad \mathrm{MSR}_{\mathrm{CM}}\) is set to \(\mathrm{MSR}_{\text {ICM }}\).
VLEMI Set to 1 if the instruction causing the interrupt resides in VLE storage.

CE, ME,
DE, ICM Unchanged.
All other defined MSR bits set to 0 .

\section*{ESR}

SPV Set to 1.
All other defined ESR bits are set to 0 .
Instruction execution resumes at address IVPR \(_{0: 47}\) || IVOR33 \(48: 59| | 0 b 0000\).

\subsection*{5.6.19 Embedded Floating-Point Round Interrupt [Categories: SPE.Embedded Float Scalar Double, SPE.Embedded Float Scalar Single, SPE.Embedded Float Vector]}

The Embedded Floating-Point Round interrupt occurs when no higher priority exception exists (see Section 5.9 on page 591), SPEFSCR FINXE is set to 1 , and any of the following occurs:
- the unrounded result of an Embedded Float-ing-Point operation is not exact
- an overflow occurs and overflow exceptions are disabled (FOVF or FOVFH is set to 1 and FOVFE is set to 0 )
- an underflow occurs and underflow exceptions are disabled (FUNF is set to 1 and FUNFE is set to 0).

The value of SPEFSCR FINXS is 1 , indicating that one of the above exceptions has occurred, and additional information about the exception is found in SPEFSCR \(_{\text {FGH FG FXH FX }}\).
When an Embedded Floating-Point Round interrupt occurs, the processor completes the execution of the instruction causing the exception and writes the result to the destination register prior to taking the interrupt.
SRR0, SRR1, MSR, and ESR are updated as follows:
SRRO Set to the effective address of the instruction following the instruction causing the Embedded Floating-Point Round interrupt.
SRR1 Set to the contents of the MSR at the time of the interrupt.

MSR
\(\mathrm{CM} \quad \mathrm{MSR}_{\mathrm{CM}}\) is set to \(\mathrm{MSR}_{\mathrm{ICM}}\).
CE, ME,
DE, ICM Unchanged.
All other defined MSR bits set to 0 .

\section*{ESR}

SPV Set to 1.
VLEMI Set to 1 if the instruction causing the interrupt resides in VLE storage.
All other defined ESR bits are set to 0 .
Instruction execution resumes at address IVPR \(_{0: 47}\) || IVOR3448:59||0b0000.

\section*{Programming Note}

If an implementation does not support \(\pm\) Infinity rounding modes and the rounding mode is set to be +Infinity or -Infinity, an Embedded Floating-Point Round interrupt occurs after every Embedded Floating-Point instruction for which rounding might occur regardless of the value of FINXE, provided no higher priority exception exists.

When an Embedded Floating-Point Round interrupt occurs, the unrounded (truncated) result of an inexact high or low element is placed in the target register. If only a single element is inexact, the other exact element is updated with the correctly rounded result, and the FG and FX bits corresponding to the other exact element will both be 0 .
The bits FG (FGH) and FX (FXH) are provided so that an interrupt handler can round the result as it desires. FG ( FGH ) is the value of the bit immediately to the right of the least significant bit of the destination format mantissa from the infinitely precise intermediate calculation before rounding. FX ( FXH ) is the value of the 'or' of all the bits to the right of the FG (FGH) of the destination format mantissa from the infinitely precise intermediate calculation before rounding.

\subsection*{5.6.20 Performance Monitor Interrupt [Category: Embedded.Performance Monitor]}

The Performance Monitor interrupt is part of the optional Performance Monitor facility; see Appendix E.

\subsection*{5.6.21 Processor Doorbell Interrupt [Category: Embedded.Processor Control]}

A Processor Doorbell Interrupt occurs when no higher priority exception exists, a Processor Doorbell exception is present, and \(\mathrm{MSR}_{\mathrm{EE}}=1\). Processor Doorbell exceptions are generated when DBELL messages (see Chapter 9) are received and accepted by the processor.

When a Processor Doorbell Interrupt occurs, SRR0 is set to the address of the next instruction to be executed and SRR1 is set to the contents of the MSR at the time of the interrupt.

Instruction execution resumes at address \(\operatorname{IVPR}_{0: 47}\) || IVOR3648:59 || Ob0000.

\subsection*{5.6.22 Processor Doorbell Critical Interrupt [Category: Embedded.Processor Control]}

A Processor Doorbell Critical Interrupt occurs when no higher priority exception exists, a Processor Doorbell Critical exception is present, and \(\mathrm{MSR}_{\mathrm{CE}}=1\). Processor Doorbell Critical exceptions are generated when DBELL_CRIT messages (see Chapter 9) are received and accepted by the processor.

When a Processor Doorbell Critical Interrupt occurs, CSRR0 is set to the address of the next instruction to be executed and CSRR1 is set to the contents of the MSR at the time of the interrupt.

Instruction execution resumes at address IVPR \(_{0: 47}\) || IVOR37 \(_{48: 59}\) || 0b0000.

\subsection*{5.7 Partially Executed Instructions}

In general, the architecture permits load and store instructions to be partially executed, interrupted, and then to be restarted from the beginning upon return from the interrupt. Unaligned Load and Store instructions, or Load Multiple, Store Multiple, Load String, and Store String instructions may be broken up into multiple, smaller accesses, and these accesses may be performed in any order. In order to guarantee that a particular load or store instruction will complete without being interrupted and restarted, software must mark the storage being referred to as Guarded, and must use an elementary (non-string or non-multiple) load or store that is aligned on an operand-sized boundary.
In order to guarantee that Load and Store instructions can, in general, be restarted and completed correctly without software intervention, the following rules apply when an execution is partially executed and then interrupted:
- For an elementary Load, no part of the target register RT or FRT, will have been altered.
- For 'with update' forms of Load or Store, the update register, register RA, will not have been altered.
On the other hand, the following effects are permissible when certain instructions are partially executed and then restarted:
- For any Store, some of the bytes at the target storage location may have been altered (if write access to that page in which bytes were altered is permitted by the access control mechanism). In addition, for Store Conditional instructions, CR0 has been set to an undefined value, and it is undefined whether the reservation has been cleared.
- For any Load, some of the bytes at the addressed storage location may have been accessed (if read access to that page in which bytes were accessed is permitted by the access control mechanism).
- For Load Multiple or Load String, some of the registers in the range to be loaded may have been altered. Including the addressing registers (RA, and possibly RB) in the range to be loaded is a programming error, and thus the rules for partial execution do not protect against overwriting of these registers.
In no case will access control be violated.
As previously stated, the only load or store instructions that are guaranteed to not be interrupted after being partially executed are elementary, aligned, guarded loads and stores. All others may be interrupted after being partially executed. The following list identifies the specific instruction types for which interruption after partial execution may occur, as well as the specific interrupt types that could cause the interruption:
1. Any Load or Store (except elementary, aligned, guarded):

Any asynchronous interrupt
Machine Check
Program (Imprecise Mode Floating-Point Enabled)
Program (Imprecise Mode Auxiliary Processor Enabled)
2. Unaligned elementary Load or Store, or any multiple or string:

All of the above listed under item 1, plus the following:
Data Storage (if the access crosses a protection boundary)
Debug (Data Address Compare, Data Value Compare)
3. mtcrf may also be partially executed due to the occurrence of any of the interrupts listed under item 1 at the time the mtcrf was executing.
- All instructions prior to the mtcrf have completed execution. (Some storage accesses generated by these preceding instructions may not have completed.)
■ No subsequent instruction has begun execution.
- The mtcrf instruction (the address of which was saved in SRRO/CSRRO/MCSRRO/ DSRR0 [Category: Embedded.Enhanced Debug] at the occurrence of the interrupt), may appear not to have begun or may have partially executed.

\section*{588}

\subsection*{5.8 Interrupt Ordering and Masking}

It is possible for multiple exceptions to exist simultaneously, each of which could cause the generation of an interrupt. Furthermore, for interrupts classes other than the Machine Check interrupt and critical interrupts, the architecture does not provide for reporting more than one interrupt of the same class (unless the Embedded.Enhanced Debug category is supported). Therefore, the architecture defines that interrupts are ordered with respect to each other, and provides a masking mechanism for certain persistent interrupt types.

When an interrupt is masked (disabled), and an event causes an exception that would normally generate the interrupt, the exception persists as a status bit in a register (which register depends upon the exception type). However, no interrupt is generated. Later, if the interrupt is enabled (unmasked), and the exception status has not been cleared by software, the interrupt due to the original exception event will then finally be generated.

All asynchronous interrupts can be masked. In addition, certain synchronous interrupts can be masked. An example of such an interrupt is the Floating-Point Enabled exception type Program interrupt. The execution of a floating-point instruction that causes the FPSCR \(_{\text {FEX }}\) bit to be set to 1 is considered an exception event, regardless of the setting of MSR \(\mathrm{FENOHE1}^{\mathrm{FE}}\). If \(\mathrm{MSR}_{\text {FEO,FE1 }}\) are both 0 , then the Floating-Point Enabled exception type of Program interrupt is masked, but the exception persists in the FPSCR \({ }_{\text {FEX }}\) bit. Later, if the \(M_{\text {FRE }}{ }^{\text {FE } 1}\) bits are enabled, the interrupt will finally be generated.

The architecture enables implementations to avoid situations in which an interrupt would cause the state information (saved in Save/Restore Registers) from a previous interrupt to be overwritten and lost. In order to do this, the architecture defines interrupt classes in a hierarchical manner. At each interrupt class, hardware automatically disables any further interrupts associated with the interrupt class by masking the interrupt enable in the MSR when the interrupt is taken. In addition, each interrupt class masks the interrupt enable in the MSR for each lower class in the hierarchy. The hierar-
chy of interrupt classes is as follows from highest to lowest:
\begin{tabular}{lll} 
Interrupt Class & \multicolumn{1}{c}{\begin{tabular}{c} 
MSR Enables \\
Cleared
\end{tabular}} & \multicolumn{1}{c}{\begin{tabular}{c} 
Save/Restore \\
Registers
\end{tabular}} \\
Machine Check & ME,DE, CE, EE & MSRRO/1 \\
Debug \(^{1}\) & DE,CE,EE & DSRRO/1 \\
Critical & CE,EE & CSRRO/1 \\
Base & EE & SRRO/1
\end{tabular}

1 The Debug interrupt class is Category: E.ED. Note: MSR \(_{\text {DE }}\) may be cleared when a critical interrupt occurs if Category: E.ED is not supported.

\section*{Figure 16. Interrupt Hierarchy}

If the Embedded. Enhanced Debug category is not supported (or is supported and is not enabled), then the Debug interrupt becomes a Critical class interrupt and all critical class interrupts will clear DE, CE, and EE in the MSR.

Base Class interrupts that occur as a result of precise exceptions are not masked by the EE bit in the MSR and any such exception that occurs prior to software saving the state of SRRO/1 in a base class exception handler will result in a situation that could result in the loss of state information.
This first step of the hardware clearing the MSR enable bits lower in the hierarchy shown in Figure 16 prevents any subsequent asynchronous interrupts from overwriting the Save/Restore Registers (SRRO/SRR1, CSRR0/ CSRR1, MCSRR0/MCSRR1, or DSRRO/DSRR1 [Category: Embedded.Enhanced Debug]), prior to software being able to save their contents. Hardware also automatically clears, on any interrupt, \(M_{\text {MSR }}^{\text {WE,PR,FP,FE0,FE1,IS,DS. The clearing of these bits }}\) assists in the avoidance of subsequent interrupts of certain other types. However, guaranteeing that interrupt classes lower in the hierarchy do not occur and thus do not overwrite the Save/Restore Registers (SRR0/SRR1, CSRR0/CSRR1, DSRR0/DSRR1 [Category: Embedded.Enhanced Debug], or MCSRRO/ MCSRR1) also requires the cooperation of system software. Specifically, system software must avoid the execution of instructions that could cause (or enable) a subsequent interrupt, if the contents of the Save/ Restore Registers (SRR0/SRR1, CSRR0/CSRR1, DSRR0/DSRR1 [Category: Embedded.Enhanced Debug]), or MCSRR0/MCSRR1) have not yet been saved.

\subsection*{5.8.1 Guidelines for System Software}

The following list identifies the actions that system software must avoid, prior to having saved the Save/ Restore Registers' contents:
- Re-enabling an interrupt class that is at the same or a lower level in the interrupt hierarchy. This includes the following actions:
- Re-enabling of MSR MEE
- Re-enabling of MSR CE,EE in critical class interrupt handlers, and if the Embedded.Enhanced Debug category is not supported, re-enabling of \(\mathrm{MSR}_{\text {DE }}\).
- Category: Embedded.Enhanced Debug: Reenabling of MSR \({ }_{C E, E E, D E}\) in Debug class interrupt handlers
- Re-enabling of \(M S R_{E E, C E, D E, M E}\) in Machine Check interrupt handlers.
- Branching (or sequential execution) to addresses not mapped by the TLB, or mapped without UX=1 or \(S X=1\) permission.

This prevents Instruction Storage and Instruction TLB Error interrupts.
- Load, Store or Cache Management instructions to addresses not mapped by the TLB or not having required access permissions.
This prevents Data Storage and Data TLB Error interrupts.
- Execution of System Call (sc) or Trap (tw, twi, td, tdi) instructions

This prevents System Call and Trap exception type Program interrupts.
- Execution of any floating-point instruction

This prevents Floating-Point Unavailable interrupts. Note that this interrupt would occur upon the execution of any floating-point instruction, due to the automatic clearing of \(\mathrm{MSR}_{\text {FP }}\) However, even if software were to re-enable MSR FR, \(^{\text {, floating-point }}\) instructions must still be avoided in order to prevent Program interrupts due to various possible Program interrupt exceptions (Floating-Point Enabled, Unimplemented Operation).
- Re-enabling of \(M S R_{P R}\)

This prevents Privileged Instruction exception type Program interrupts. Alternatively, software could re-enable MSR \({ }_{\text {PR }}\), but avoid the execution of any privileged instructions.
- Execution of any Auxiliary Processor instruction

This prevents Auxiliary Processor Unavailable interrupts, and Auxiliary Processor Enabled type
and Unimplemented Operation type Program interrupts.
- Execution of any Illegal instructions

This prevents Illegal Instruction exception type Program interrupts.
- Execution of any instruction that could cause an Alignment interrupt
This prevents Alignment interrupts. Included in this category are any string or multiple instructions, and any unaligned elementary load or store instructions. See Section 5.6.6 on page 579 for a complete list of instructions that may cause Alignment interrupts.

It is not necessary for hardware or software to avoid interrupts higher in the interrupt hierarchy (see Figure 16) from within interrupt handlers (and hence, for example, hardware does not automatically clear \(M_{\text {MSR }}^{\text {CE,ME,DE }}\) upon a base class interrupt), since interrupts at each level of the hierarchy use different pairs of Save/Restore Registers to save the instruction address and MSR (i.e. SRRO/SRR1 for base class interrupts, and MCSRRO/MCSRR1,DSRR0/DSRR1 [Category: Embedded.Enhanced Debug], or CSRR0/CSRR1 for non-base class interrupts). The converse, however, is not true. That is, hardware and software must cooperate in the avoidance of interrupts lower in the hierarchy from occurring within interrupt handlers, even though the these interrupts use different Save/Restore Register pairs. This is because the interrupt higher in the hierarchy may have occurred from within a interrupt handler for an interrupt lower in the hierarchy prior to the interrupt handler having saved the Save/Restore Registers. Therefore, within an interrupt handler, Save/ Restore Registers for all interrupts lower in the hierarchy may contain data that is necessary to the system software.

\subsection*{5.8.2 Interrupt Order}

The following is a prioritized listing of the various enabled interrupts for which exceptions might exist simultaneously:
1. Synchronous (Non-Debug) Interrupts:

Data Storage
Instruction Storage
Alignment
Program
Floating-Point Unit Unavailable
Auxiliary Processor Unavailable
Embedded Floating-Point Unavailable [SP.Category: SP.Embedded Float_*]
SPE/Embedded Floating-Point/Vector Unavailable
Embedded Floating-Point Data [Category: SP.Embedded Float_*]
Embedded Floating-Point Round [Category: SP.Embedded Float_*]
System Call
Data TLB Error
Instruction TLB Error
Only one of the above types of synchronous interrupts may have an existing exception generating it at any given time. This is guaranteed by the exception priority mechanism (see Section 5.9 on page 591) and the requirements of the Sequential Execution Model.
2. Machine Check
3. Debug
4. Critical Input
5. Watchdog Timer
6. Processor Doorbell Critical
7. External Input
8. Fixed-Interval Timer
9. Decrementer
10. Processor Doorbell
11. Embedded Performance Monitor

Even though, as indicated above, the base, synchronous exception types listed under item 1 are generated with higher priority than the non-base interrupt classes listed in items \(2-5\), the fact is that these base class interrupts will immediately be followed by the highest priority existing interrupt in items 2-5, without executing any instructions at the base class interrupt handler. This is because the base interrupt classes do not automatically disable the MSR mask bits for the interrupts listed in 2-5. In all other cases, a particular interrupt class from the above list will automatically disable any subsequent interrupts of the same class, as well as all other interrupt classes that are listed below it in the priority order.

\subsection*{5.9 Exception Priorities}

All synchronous (precise and imprecise) interrupts are reported in program order, as required by the Sequential Execution Model. The one exception to this rule is the case of multiple synchronous imprecise interrupts. Upon a synchronizing event, all previously executed instructions are required to report any synchronous imprecise interrupt-generating exceptions, and the interrupt will then be generated with all of those exception types reported cumulatively, in both the ESR, and any status registers associated with the particular exception type (e.g. the Floating-Point Status and Control Register).

For any single instruction attempting to cause multiple exceptions for which the corresponding synchronous interrupt types are enabled, this section defines the priority order by which the instruction will be permitted to cause a single enabled exception, thus generating a particular synchronous interrupt. Note that it is this exception priority mechanism, along with the requirement that synchronous interrupts be generated in program order, that guarantees that at any given time, there exists for consideration only one of the synchronous interrupt types listed in item 1 of Section 5.8.2 on page 591. The exception priority mechanism also prevents certain debug exceptions from existing in combination with certain other synchronous interruptgenerating exceptions.

Because unaligned Load and Store instructions, or Load Multiple, Store Multiple, Load String, and Store Sting instructions may be broken up into multiple, smaller accesses, and these accesses may be performed in any order. The exception priority mechanism applies to each of the multiple storage accesses in the order they are performed by the implementation.

This section does not define the permitted setting of multiple exceptions for which the corresponding interrupt types are disabled. The generation of exceptions for which the corresponding interrupt types are disabled will have no effect on the generation of other exceptions for which the corresponding interrupt types are enabled. Conversely, if a particular exception for which the corresponding interrupt type is enabled is shown in the following sections to be of a higher priority than another exception, it will prevent the setting of that other exception, independent of whether that other exception's corresponding interrupt type is enabled or disabled.
Except as specifically noted, only one of the exception types listed for a given instruction type will be permitted to be generated at any given time. The priority of the exception types are listed in the following sections ranging from highest to lowest, within each instruction type.

\section*{Programming Note}

Some exception types may even be mutually exclusive of each other and could otherwise be considered the same priority. In these cases, the exceptions are listed in the order suggested by the sequential execution model.

\subsection*{5.9.1 Exception Priorities for Defined Instructions}

\subsection*{5.9.1.1 Exception Priorities for Defined Floating-Point Load and Store Instructions}

The following prioritized list of exceptions may occur as a result of the attempted execution of any defined Floating-Point Load and Store instruction.
1. Debug (Instruction Address Compare)
2. Instruction TLB Error
3. Instruction Storage Interrupt (all types)
4. Program (Illegal Instruction)
5. Floating-Point Unavailable
6. Program (Unimplemented Operation)
7. Data TLB Error
8. Data Storage (all types)
9. Alignment
10. Debug (Data Address Compare, Data Value Compare)
11. Debug (Instruction Complete)

If the instruction is causing both a Debug (Instruction Address Compare) and a Debug (Data Address Compare) or Debug (Data Value Compare), and is not causing any of the exceptions listed in items 2-9, it is permissible for both exceptions to be generated and recorded in the DBSR. A single Debug interrupt will result.

\subsection*{5.9.1.2 Exception Priorities for Other Defined Load and Store Instructions and Defined Cache Management Instructions}

The following prioritized list of exceptions may occur as a result of the attempted execution of any other defined Load or Store instruction, or defined Cache Management instruction.
1. Debug (Instruction Address Compare)
2. Instruction TLB Error
3. Instruction Storage Interrupt (all types)
4. Program (Illegal Instruction)
5. Program (Privileged Instruction) (dcbi only)
6. Program (Unimplemented Operation)
7. Data TLB Error
8. Data Storage (all types)
9. Alignment
10. Debug (Data Address Compare, Data Value Compare)
11. Debug (Instruction Complete)

If the instruction is causing both a Debug (Instruction Address Compare) and a Debug (Data Address Compare) or Debug (Data Value Compare), and is not causing any of the exceptions listed in items 2-9, it is permissible for both exceptions to be generated and recorded in the DBSR. A single Debug interrupt will result.

\subsection*{5.9.1.3 Exception Priorities for Other Defined Floating-Point Instructions}

The following prioritized list of exceptions may occur as a result of the attempted execution of any defined float-ing-point instruction other than a load or store.
1. Debug (Instruction Address Compare)
2. Instruction TLB Error
3. Instruction Storage Interrupt (all types)
4. Program (Illegal Instruction)
5. Floating-Point Unavailable
6. Program (Unimplemented Operation)
7. Program (Floating-point Enabled)
8. Debug (Instruction Complete)

\subsection*{5.9.1.4 Exception Priorities for Defined Privileged Instructions}

The following prioritized list of exceptions may occur as a result of the attempted execution of any defined privileged instruction, except dcbi, rfi, and rfci instructions.
1. Debug (Instruction Address Compare)
2. Instruction TLB Error
3. Instruction Storage Interrupt (all types)
4. Program (Illegal Instruction)
5. Program (Privileged Instruction)
6. Program (Unimplemented Operation)
7. Debug (Instruction Complete)

For mtmsr, mtspr (DBCR0, DBCR1, DBCR2), mtspr (TCR), and mtspr (TSR), if they are not causing Debug (Instruction Address Compare) nor Program (Privileged Instruction) exceptions, it is possible that they are simultaneously enabling (via mask bits) multiple existing exceptions (and at the same time possibly causing a Debug (Instruction Complete) exception). When this occurs, the interrupts will be handled in the order defined by Section 5.8.2 on page 591.

\subsection*{5.9.1.5 Exception Priorities for Defined Trap Instructions}

The following prioritized list of exceptions may occur as a result of the attempted execution of a defined Trap instruction.
1. Debug (Instruction Address Compare)
2. Instruction TLB Error
3. Instruction Storage Interrupt (all types)
4. Program (Illegal Instruction)
5. Program (Unimplemented Operation)
6. Debug (Trap)
7. Program (Trap)
8. Debug (Instruction Complete)

If the instruction is causing both a Debug (Instruction Address Compare) and a Debug (Trap), and is not causing any of the exceptions listed in items 2-5, it is permissible for both exceptions to be generated and recorded in the DBSR. A single Debug interrupt will result.

\subsection*{5.9.1.6 Exception Priorities for Defined System Call Instruction}

The following prioritized list of exceptions may occur as a result of the attempted execution of a defined System Call instruction.
1. Debug (Instruction Address Compare)
2. Instruction TLB Error
3. Instruction Storage Interrupt (all types)
4. Program (Illegal Instruction)
5. Program (Unimplemented Operation)
6. System Call
7. Debug (Instruction Complete)

\subsection*{5.9.1.7 Exception Priorities for Defined Branch Instructions}

The following prioritized list of exceptions may occur as a result of the attempted execution of any defined branch instruction.
1. Debug (Instruction Address Compare)
2. Instruction TLB Error
3. Instruction Storage Interrupt (all types)
4. Program (Illegal Instruction)
5. Program (Unimplemented Operation)
6. Debug (Branch Taken)
7. Debug (Instruction Complete)

If the instruction is causing both a Debug (Instruction Address Compare) and a Debug (Branch Taken), and is not causing any of the exceptions listed in items 2-5, it is permissible for both exceptions to be generated and recorded in the DBSR. A single Debug interrupt will result.

\subsection*{5.9.1.8 Exception Priorities for Defined Return From Interrupt Instructions}

The following prioritized list of exceptions may occur as a result of the attempted execution of an rfi, rfci, rfmci, rfdi [Category:Embedded.Enhanced Debug] instruction.
1. Debug (Instruction Address Compare)
2. Instruction TLB Error
3. Instruction Storage Interrupt (all types)
4. Program (Illegal Instruction)
5. Program (Privileged Instruction)
6. Program (Unimplemented Operation)
7. Debug (Return From Interrupt)
8. Debug (Instruction Complete)

If the rfi or rfci, rfmci, or rfdi [Category: Embedded.Enhanced Debug] instruction is causing both a Debug (Instruction Address Compare) and a Debug (Return From Interrupt), and is not causing any of the exceptions listed in items 2-5, it is permissible for both exceptions to be generated and recorded in the DBSR. A single Debug interrupt will result.

\subsection*{5.9.1.9 Exception Priorities for Other Defined Instructions}

The following prioritized list of exceptions may occur as a result of the attempted execution of all other instructions not listed above.
1. Debug (Instruction Address Compare)
2. Instruction TLB Error
3. Instruction Storage Interrupt (all types)
4. Program (Illegal Instruction)
5. Program (Unimplemented Operation)
6. Debug (Instruction Complete)

\subsection*{5.9.2 Exception Priorities for Reserved Instructions}

The following prioritized list of exceptions may occur as a result of the attempted execution of any reserved instruction.
1. Debug (Instruction Address Compare)
2. Instruction TLB Error
3. Instruction Storage Interrupt (all types)
4. Program (Illegal Instruction)

\title{
Chapter 6. Reset and Initialization
}
6.1 Background. . . . . . . . . . . . . . . . . . 595
6.2 Reset Mechanisms.............. . . 595
6.3 Processor State After Reset . . . . . 595

\subsection*{6.4 Software Initialization Requirements. . 596}

\subsection*{6.1 Background}

This chapter describes the requirements for processor reset. This includes both the means of causing reset, and the specific initialization that is required to be performed automatically by the processor hardware. This chapter also provides an overview of the operations that should be performed by initialization software, in order to fully initialize the processor.

In general, the specific actions taken by a processor upon reset are implementation-dependent. Also, it is the responsibility of system initialization software to initialize the majority of processor and system resources after reset. Implementations are required to provide a minimum processor initialization such that this system software may be fetched and executed, thereby accomplishing the rest of system initialization.

\subsection*{6.2 Reset Mechanisms}

This specification defines two processor mechanisms for internally invoking a reset operation using either the Watchdog Timer (see Section 7.7 on page 602) or the Debug facilities using \(\mathrm{DBCRO}_{\text {RST }}\) (see Section 8.5.1.1 on page 613). In addition, implementations will typically provide additional means for invoking a reset operation, via an external mechanism such as a signal pin which when activated will cause the processor to reset.

\subsection*{6.3 Processor State After Reset}

The initial processor state is controlled by the register contents after reset. In general, the contents of most registers are undefined after reset.
The processor hardware is only guaranteed to initialize those registers (or specific bits in registers) which must be initialized in order for software to be able to reliably perform the rest of system initialization.

The Machine State Register and Processor Version Register and a TLB entry are updated as follows:

\section*{Machine State Register}
\begin{tabular}{|c|c|l|}
\hline Bit & Setting & Comments \\
\hline CM & 0 & \begin{tabular}{l} 
Computation Mode (set to 32-bit \\
mode)
\end{tabular} \\
\hline ICM & 0 & \begin{tabular}{l} 
Interrupt Computation Mode (set \\
to 32-bit)
\end{tabular} \\
\hline UCLE & 0 & User Cache Locking Enable \\
\hline SPV & 0 & \begin{tabular}{l} 
SPE/Embedded Floating-Point// \\
Vector Unavailable
\end{tabular} \\
\hline WE & 0 & Wait State disabled \\
\hline CE & 0 & Critical Input interrupts disabled \\
\hline DE & 0 & Debug interrupts disabled \\
\hline EE & 0 & External Input interrupts disabled \\
\hline PR & 0 & Supervisor mode \\
\hline FP & 0 & FP unavailable \\
\hline ME & 0 & Machine Check interrupts disabled \\
\hline FE0 & 0 & \begin{tabular}{l} 
FP exception type Program inter- \\
rupts disabled
\end{tabular} \\
\hline FE1 & 0 & \begin{tabular}{l} 
FP exception type Program inter- \\
rupts disabled
\end{tabular} \\
\hline IS & 0 & Instruction Address Space 0 \\
\hline DS & 0 & Data Address Space 0 \\
\hline PMM & 0 & Performance Monitor Mark \\
\hline
\end{tabular}

Figure 17. Machine State Register Initial Values

\section*{Processor Version Register}

Implementation-Dependent. (This register is read-only, and contains a value which identifies the specific implementation)

\section*{TLB entry}

A TLB entry (which entry is implementation-dependent) is initialized in an implementation-dependent manner that maps the last 4 KB page in the implemented effective storage address space, with the following field settings:
\begin{tabular}{|c|c|l|}
\hline Field & Setting & Comments \\
\hline EPN & \begin{tabular}{c} 
see \\
below
\end{tabular} & \begin{tabular}{l} 
Represents the last 4K page in \\
effective address space
\end{tabular} \\
\hline RPN & \begin{tabular}{c} 
see \\
below
\end{tabular} & \begin{tabular}{l} 
Represents the last 4K page in \\
physical address space
\end{tabular} \\
\hline TS & 0 & translation address space 0 \\
\hline SIZE & 0b0001 & 4KB page size \\
\hline W & \(?\) & implementation-dependent value \\
\hline I & \(?\) & implementation-dependent value \\
\hline M & \(?\) & implementation-dependent value \\
\hline G & \(?\) & implementation-dependent value \\
\hline E & \(?\) & implementation-dependent value \\
\hline U0 & \(?\) & implementation-dependent value \\
\hline U1 & \(?\) & implementation-dependent value \\
\hline U2 & \(?\) & implementation-dependent value \\
\hline U3 & \(?\) & implementation-dependent value \\
\hline TID & \(?\) & \begin{tabular}{l} 
implementation-dependent value, \\
but page must be accessible
\end{tabular} \\
\hline UX & \(?\) & implementation-dependent value \\
\hline UR & \(?\) & implementation-dependent value \\
\hline UW & \(?\) & implementation-dependent value \\
\hline SX & 1 & \begin{tabular}{l} 
page is execute accessible in \\
supervisor mode
\end{tabular} \\
\hline SR & 1 & \begin{tabular}{l} 
page is read accessible in \\
supervisor mode
\end{tabular} \\
\hline SW & 1 & \begin{tabular}{l} 
page is write accessible in \\
supervisor mode
\end{tabular} \\
\hline VLE & \(?\) & implementation-dependent value \\
\hline ACM & \(?\) & implementation-dependent value \\
\hline
\end{tabular}

Figure 18. TLB Initial Values
The initial settings of EPN and RPN are dependent upon the number of bits implemented in the EPN and RPN fields and the minimum page size supported by the implementation. For example, an implementation that allows 1 KB pages and 32 bits of effective address would implement a 22 bit EPN and set the initial value of the boot entry to \(2^{22}-4\) ( \(0 \times 3 F F C\) ) while an implementation that supports only 4 K pages as the smallest size and 32 bits of effective address would implement a 20 bit EPN and set the initial value of the boot entry to \(2^{20}\) 1 (0xFFFF).
Instruction execution begins at the last word address of the page mapped by the boot TLB entry. Note that this
address is different from the PowerPC Architecture System Reset interrupt vector.
An implementation may provide additional methods for initializing the TLB entry used for initial boot by providing an implementation-dependent RPN, or initializing other TLB entries.

\subsection*{6.4 Software Initialization Requirements}

When reset occurs, the processor is initialized to a minimum configuration to start executing initialization code. Initialization code is necessary to complete the processor and system configuration. The initialization code described in this section is the minimum recommended for configuring the processor to run application code.
Initialization code should configure the following processor resources:
- Invalidate the instruction cache and data cache (implementation-dependent).
- Initialize system memory as required by the operating system or application code.
- Initialize the Interrupt Vector Prefix Register and Interrupt Vector Offset Register.
- Initialize other processor registers as needed by the system.
- Initialize off-chip system facilities.
- Dispatch the operating system or application code.

\section*{Chapter 7. Timer Facilities}
7.1 Overview ..... 597
7.2 Time Base (TB) ..... 597
7.2.1 Writing the Time Base ..... 598
7.3 Decrementer ..... 599
7.3.1 Writing and Reading the Decre- menter. ..... 599
7.3.2 Decrementer Events ..... 599
7.4 Decrementer Auto-Reload Register 600
7.5 Timer Control Register ..... 600
7.5.1 Timer Status Register ..... 601
7.6 Fixed-Interval Timer ..... 602
7.7 Watchdog Timer ..... 602
7.8 Freezing the Timer Facilities ..... 604

\subsection*{7.1 Overview}

The Time Base, Decrementer, Fixed-interval Timer, and Watchdog Timer provide timing functions for the system. The remainder of this section describes these registers and related facilities.

\subsection*{7.2 Time Base (TB)}

The Time Base (TB) is a 64-bit register (see Figure 19) containing a 64-bit unsigned integer that is incremented periodically. Each increment adds 1 to the low-order bit (bit 63). The frequency at which the integer is updated is implementation-dependent.
\begin{tabular}{|l|ll|}
\hline & TBU & TBL \\
\hline 0 & 32 & 63 \\
\hline
\end{tabular}

\section*{Field Description}

TBU Upper 32 bits of Time Base
TBL Lower 32 bits of Time Base

Figure 19. Time Base
The Time Base increments until its value becomes \(0 x F F F F\) FFFFF_FFFF_FFFF \(\left(2^{64}-1\right)\). At the next increment, its value becomes 0x0000_0000_0000_0000. There is no interrupt or other indication when this occurs.

The period of the Time Base depends on the driving frequency. As an order of magnitude example, suppose that the CPU clock is 1 GHz and that the Time Base is driven by this frequency divided by 32. Then the period of the Time Base would be
\[
T_{\mathrm{TB}}=\frac{2^{64} \times 32}{1 \mathrm{GHz}}=5.90 \times 10^{11} \text { seconds }
\]
which is approximately 18,700 years.
The Time Base is implemented such that:
1. Loading a GPR from the Time Base has no effect on the accuracy of the Time Base.
2. Copying the contents of a GPR to the Time Base replaces the contents of the Time Base with the contents of the GPR.

The Power ISA does not specify a relationship between the frequency at which the Time Base is updated and other frequencies, such as the CPU clock or bus clock in a Power ISA system. The Time Base update frequency is not required to be constant. What is required, so that system software can keep time of day and operate interval timers, is one of the following.

■ The system provides an (implementation-dependent) interrupt to software whenever the update frequency of the Time Base changes, and a means to determine what the current update frequency is.
- The update frequency of the Time Base is under the control of the system software.

Implementations must provide a means for either preventing the Time Base from incrementing or preventing it from being read in user mode \(\left(M S R_{P R}=1\right)\). If the means is under software control, it must be privileged. There must be a method for getting all processors' Time Bases to start incrementing with values that are identical or almost identical in all processors.

\section*{Programming Note}

If software initializes the Time Base on power-on to some reasonable value and the update frequency of the Time Base is constant, the Time Base can be used as a source of values that increase at a constant rate, such as for time stamps in trace entries.

Even if the update frequency is not constant, values read from the Time Base are monotonically increasing (except when the Time Base wraps from \(2^{64}-1\) to 0 ). If a trace entry is recorded each time the update frequency changes, the sequence of Time Base values can be post-processed to become actual time values.

Successive readings of the Time Base may return identical values.

See the description of the Time Base in Book II, for ways to compute time of day in POSIX format from the Time Base.

\subsection*{7.2.1 Writing the Time Base}

Writing the Time Base is privileged. Reading the Time Base is not privileged; it is discussed in Book II.

It is not possible to write the entire 64-bit Time Base using a single instruction. The mttbl and mttbu extended mnemonics write the lower and upper halves of the Time Base (TBL and TBU), respectively, preserving the other half. These are extended mnemonics for the mtspr instruction; see Appendix B, "Assembler Extended Mnemonics" on page 635.

The Time Base can be written by a sequence such as:
```

lwz Rx,upper \# load 64-bit value for
lwz Ry,lower \# TB into Rx and Ry
li Rz,0
mttbl Rz \# set TBL to 0
mttbu Rx \# set TBU
mttbl Ry \# set TBL

```

Provided that no interrupts occur while the last three instructions are being executed, loading 0 into TBL prevents the possibility of a carry from TBL to TBU while the Time Base is being initialized.

\section*{Programming Note}

The instructions for writing the Time Base are mode-independent. Thus code written to set the Time Base will work correctly in either 64-bit or 32bit mode.

\subsection*{7.3 Decrementer}

The Decrementer (DEC) is a 32-bit decrementing counter that provides a mechanism for causing a Decrementer interrupt after a programmable delay. The contents of the Decrementer are treated as a signed integer.


Figure 20. Decrementer
The Decrementer is driven by the same frequency as the Time Base. The period of the Decrementer will depend on the driving frequency, but if the same values are used as given above for the Time Base (see Section 7.2), and if the Time Base update frequency is constant, the period would be
\[
T_{\mathrm{DEC}}=\frac{2^{32} \times 32}{1 \mathrm{GHz}}=137 \text { seconds. }
\]

The Decrementer counts down.
The operation of the Decrementer satisfies the following constraints.
1. The operation of the Time Base and the Decrementer is coherent, i.e., the counters are driven by the same fundamental time base.
2. Loading a GPR from the Decrementer has no effect on the accuracy of the Time Base.
3. Copying the contents of a GPR to the Decrementer replaces the contents of the Decrementer with the contents of the GPR.

\section*{Programming Note}

In systems that change the Time Base update frequency for purposes such as power management, the Decrementer input frequency will also change. Software must be aware of this in order to set interval timers.

\subsection*{7.3.1 Writing and Reading the Decrementer}

The contents of the Decrementer can be read or written using the mfspr and mtspr instructions, both of which are privileged when they refer to the Decrementer. Using an extended mnemonic (see Appendix B, "Assembler Extended Mnemonics" on page 635), the Decrementer can be written from GPR Rx using:
mtdec Rx
The Decrementer can be read into GPR Rx using:

Copying the Decrementer to a GPR has no effect on the Decrementer contents or on the interrupt mechanism.

\subsection*{7.3.2 Decrementer Events}

A Decrementer event occurs when a decrement occurs on a Decrementer value of 0x0000_0001.

Upon the occurrence of a Decrementer event, the Decrementer may be reloaded from a 32-bit Decrementer Auto-Reload Register (DECAR). See Section 7.4. Upon the occurrence of a Decrementer event, the Decrementer has the following basic modes of operation.

\section*{Decrement to one and stop on zero}

If \(T_{C R}\) ARE \(=0, T S R_{\text {DIS }}\) is set to 1 , the value 0x0000_0000 is then placed into the DEC, and the Decrementer stops decrementing.

If enabled by \(\operatorname{TCR}_{\text {DIE }}=1\) and \(\mathrm{MSR}_{E E}=1\), a Decrementer interrupt is taken. See Section 5.6.11, "Decrementer Interrupt" on page 582 for details of register behavior caused by the Decrementer interrupt.

\section*{Decrement to one and auto-reload}

If \(\operatorname{TCR}_{\text {ARE }}=1, \mathrm{TSR}_{\text {DIS }}\) is set to 1 , the contents of the Decrementer Auto-Reload Register is then placed into the DEC, and the Decrementer continues decrementing from the reloaded value.
If enabled by \(\operatorname{TCR}_{\text {DIE }}=1\) and \(\mathrm{MSR}_{E E}=1\), a Decrementer interrupt is taken. See Section 5.6.11, "Decrementer Interrupt" on page 582 for details of register behavior caused by the Decrementer interrupt.

Forcing the Decrementer to 0 using the mtspr instruction will not cause a Decrementer exception; however, decrementing which was in progress at the instant of the mtspr may cause the exception. To eliminate the Decrementer as a source of exceptions, set TCR \(_{\text {DIE }}\) to 0 (clear the Decrementer Interrupt Enable bit).
If it is desired to eliminate all Decrementer activity, the procedure is as follows:
1. Write 0 to TCR \(_{\text {DIE }}\). This will prevent Decrementer activity from causing exceptions.
2. Write 0 to TCR \(_{\text {ARE }}\) to disable the Decrementer auto-reload.
3. Write 0 to Decrementer. This will halt Decrementer decrementing. While this action will not cause a Decrementer exception to be set in \(\mathrm{TSR}_{\text {DIS }}\), a near simultaneous decrement may have done so.
4. Write 1 to \(\mathrm{TSR}_{\text {DIS. }}\). This action will clear \(\mathrm{TSR}_{\text {DIS }}\) to 0 ( see Section 7.5.1 on page 601). This will clear any Decrementer exception which may be pending. Because the Decrementer is frozen at zero, no further Decrementer events are possible.

If the auto-reload feature is disabled \(\left(T_{C R}\right.\) ARE \(\left.=0\right)\), then once the Decrementer decrements to zero, it will stay there until software reloads it using the mtspr instruction.

On reset, TCR \(_{\text {ARE }}\) is set to 0 . This disables the autoreload feature.

\subsection*{7.4 Decrementer Auto-Reload Register}

The Decrementer Auto-Reload Register is a 32-bit register as shown below.


Figure 21. Decrementer
Bits of the decrementer auto-reload register are numbered 32 (most-significant bit) to 63 (least-significant
bit). The Decrementer Auto-Reload Register is provided to support the auto-reload feature of the Decrementer. See Section 7.3.2

The contents of the Decrementer Auto-Reload Register cannot be read. The contents of bits 32:63 of register RS can be written to the Decrementer Auto-Reload Register using the mtspr instruction.

\subsection*{7.5 Timer Control Register}

The Timer Control Register (TCR) is a 32-bit register. Timer Control Register bits are numbered 32 (most-significant bit) to 63 (least-significant bit). The Timer Control Register controls Decrementer (see Section 7.3), Fixed-Interval Timer (see Section 7.6), and Watchdog Timer (see Section 7.7) options.
The relationship of the Timer facilities to the TCR and TB is shown in the figure below.


Figure 22. Relationships of the Timer Facilities

The contents of the Timer Control Register can be read using the mfspr instruction. The contents of bits 32:63 of register RS can be written to the Timer Control Register using the mtspr instruction.

The contents of the TCR are defined below:

\section*{Bit(s) Description}

32:33 Watchdog Timer Period (WP) (see Section 7.7 on page 602)

Specifies one of 4 bit locations of the Time Base used to signal a Watchdog Timer exception on a transition from 0 to 1 . The 4 Time Base bits that can be specified to
serve as the Watchdog Timer period are implementation-dependent.

Watchdog Timer Reset Control (WRC) (see Section 7.7 on page 602)
00 No Watchdog Timer reset will occur
TCR \(_{\text {WRC }}\) resets to 0b00. This field may be set by software, but cannot be cleared by software (except by a software-induced reset)

01-11
Force processor to be reset on second time-out of Watchdog Timer. The exact function of any of these settings is imple-mentation-dependent.

The Watchdog Timer Reset Control field is cleared to zero by processor reset. These bits are set only by software. Once a 1 has been written to one of these bits, that bit remains a 1 until a reset occurs. This is to prevent errant code from disabling the Watchdog reset function.
36 Watchdog Timer Interrupt Enable (WIE) (see Section 7.7 on page 602)
0 Disable Watchdog Timer interrupt
1 Enable Watchdog Timer interrupt
37 Decrementer Interrupt Enable (DIE) (see Section 7.3 on page 599)
0 Disable Decrementer interrupt
1 Enable Decrementer interrupt
38:39 Fixed-Interval Timer Period (FP) (see Section 7.6 on page 602)
Specifies one of 4 bit locations of the Time Base used to signal a Fixed-Interval Timer exception on a transition from 0 to 1 . The 4 Time Base bits that can be specified to serve as the Fixed-Interval Timer period are imple-mentation-dependent.
\(40 \quad\) Fixed-Interval Timer Interrupt Enable (FIE) (see Section 7.6 on page 602

0 Disable Fixed-Interval Timer interrupt
1 Enable Fixed-Interval Timer interrupt

0 Disable auto-reload of the Decrementer
Decrementer exception is presented (i.e. \(\mathrm{TSR}_{\text {DIS }}\) is set to 1) when the Decrementer is decremented from a value of \(0 \times 0000 \_0001\). The next value placed in the Decrementer is the value \(0 \times 0000 \_0000\). The Decrementer then stops decrementing. If \(\mathrm{MSR}_{E E}=1, \mathrm{TCR}_{\mathrm{DIE}}=1\), and \(\mathrm{TSR}_{\mathrm{DIS}}=1, \mathrm{a}\)

Decrementer interrupt is taken. Software must reset TSR \(_{\text {DIs. }}\).

1 Enable auto-reload of the Decrementer
Decrementer exception is presented (i.e. TSR \(_{\text {DIS }}\) is set to 1) when the Decrementer is decremented from a value of 0x0000_0001. The contents of the Decrementer Auto-Reload Register is placed in the Decrementer. The Decrementer resumes decrementing. If \(\mathrm{MSR}_{E E}=1\), TCR \(_{\text {DIE }}=1\), and TSR \(_{\text {DIS }}=1\), a Decrementer interrupt is taken. Software must reset \(\mathrm{TSR}_{\text {DIS }}\).
42
Implementation-dependent
Reserved

\subsection*{7.5.1 Timer Status Register}

The Timer Status Register (TSR) is a 32-bit register. Timer Status Register bits are numbered 32 (most-significant bit) to 63 (least-significant bit). The Timer Status Register contains status on timer events and the most recent Watchdog Timer-initiated processor reset.
The Timer Status Register is set via hardware, and read and cleared via software. The contents of the Timer Status Register can be read using the mfspr instruction. Bits in the Timer Status Register can be cleared using the mtspr instruction. Clearing is done by writing bits 32:63 of a General Purpose Register to the Timer Status Register with a 1 in any bit position that is to be cleared and 0 in all other bit positions. The write-data to the Timer Status Register is not direct data, but a mask. A 1 causes the bit to be cleared, and a 0 has no effect.
The contents of the TSR are defined below:

\section*{Bit(s) Description}

32 Enable Next Watchdog Timer (ENW) (see Section 7.7 on page 602)
0 Action on next Watchdog Timer time-out is to set TSRENW
1 Action on next Watchdog Timer time-out is governed by TSRWIS
Watchdog Timer Interrupt Status (WIS) (see Section 7.7 on page 602)
0 A Watchdog Timer event has not occurred.
1 A Watchdog Timer event has occurred. When \(\mathrm{MSR}_{\mathrm{CE}}=1\) and \(\mathrm{TCR}_{\text {WIE }}=1\), a Watchdog Timer interrupt is taken.
34:35 Watchdog Timer Reset Status (WRS) (see Section 7.7 on page 602)

These two bits are set to one of three values when a reset is caused by the Watchdog Timer. These bits are undefined at power-up.

00 No Watchdog Timer reset has occurred.
01 Implementation-dependent reset information.
10 Implementation-dependent reset information.
11 Implementation-dependent reset information.

36 Decrementer Interrupt Status (DIS) (see Section 7.3.2 on page 599)
0 A Decrementer event has not occurred.
1 A Decrementer event has occurred. When \(\mathrm{MSR}_{\mathrm{EE}}=1\) and \(\mathrm{TCR}_{\text {DIE }}=1\), a Decrementer interrupt is taken.
Fixed-Interval Timer Interrupt Status (FIS) (see Section 7.6 on page 602)
0 A Fixed-Interval Timer event has not occurred.
1 A Fixed-Interval Timer event has occurred. When \(\mathrm{MSR}_{E E}=1\) and \(\mathrm{TCR}_{\text {FIE }}=1\), a Fixed-Interval Timer interrupt is taken.
38:63 Reserved

\subsection*{7.6 Fixed-Interval Timer}

The Fixed-Interval Timer (FIT) is a mechanism for providing timer interrupts with a repeatable period, to facilitate system maintenance. It is similar in function to an auto-reload Decrementer, except that there are fewer selections of interrupt period available. The Fixed-Interval Timer exception occurs on 0 to 1 transitions of a selected bit from the Time Base (see Section 7.5).

The Fixed-Interval Timer exception is logged by TSRFIS. A Fixed-Interval Timer interrupt will occur if TCR FIE \(^{\text {F }}\) and \(M S R_{\text {EE }}\) are enabled. See Section 5.6.12 on page 582 for details of register behavior caused by the Fixed-Interval Timer interrupt.
Note that a Fixed-Interval Timer exception will also occur if the selected Time Base bit transitions from 0 to 1 due to an mtspr instruction that writes a 1 to the bit when its previous value was 0 .

\subsection*{7.7 Watchdog Timer}

The Watchdog Timer is a facility intended to aid system recovery from faulty software or hardware. Watchdog time-outs occur on 0 to 1 transitions of selected bits from the Time Base (Section 7.5).

When a Watchdog Timer time-out occurs while Watchdog Timer Interrupt Status is clear \(\left(\mathrm{TSR}_{\text {WIS }}=0\right)\) and the next Watchdog Time-out is enabled ( \(\operatorname{TSR}_{\text {ENW }}=1\) ),
a Watchdog Timer exception is generated and logged by setting \(\mathrm{TSR}_{\text {WIS }}\) to 1 . This is referred to as a Watchdog Timer First Time Out. A Watchdog Timer interrupt will occur if enabled by TCR \(_{\text {WIE }}\) and MSR CE. . See Section 5.6.13 on page 582 for details of register behavior caused by the Watchdog Timer interrupt. The purpose of the Watchdog Timer First time-out is to give an indication that there may be problem and give the system a chance to perform corrective action or capture a failure before a reset occurs from the Watchdog Timer Second time-out as explained further below.

Note that a Watchdog Timer exception will also occur if the selected Time Base bit transitions from 0 to 1 due to an \(\boldsymbol{m t s p r}\) instruction that writes a 1 to the bit when its previous value was 0 .

When a Watchdog Timer time-out occurs while \(\mathrm{TSR}_{\text {WIS }}=1\) and \(\mathrm{TSR}_{\text {ENW }}=1\), a processor reset occurs if it is enabled by a non-zero value of the Watchdog Reset Control field in the Timer Control Register (TCRWRC). This is referred to as a Watchdog Timer Second Time Out. The assumption is that \(\mathrm{TSR}_{\text {WIS }}\) was not cleared because the processor was unable to execute the Watchdog Timer interrupt handler, leaving reset as the only available means to restart the system. Note that once TCR \(_{\text {WRC }}\) has been set to a non-zero value, it cannot be reset by software; this feature prevents errant software from disabling the Watchdog Timer reset capability.
A more complete view of Watchdog Timer behavior is afforded by Figure 23 and Table 24, which describe the Watchdog Timer state machine and Watchdog Timer controls. The numbers in parentheses in the figure refer to the discussion of modes of operation which follow the table.

\section*{602}

Power ISA \({ }^{\text {TM }}\)-- Book III-E


Figure 23. Watchdog State Machine
\begin{tabular}{|c|c|l|}
\hline \begin{tabular}{c} 
Enable \\
Next WDT \\
(TSR \(_{\text {ENW }}\)
\end{tabular} & \begin{tabular}{c} 
WDT Status \\
(TSR \\
WIS
\end{tabular}
\end{tabular}\(\quad\)\begin{tabular}{c}
\multicolumn{1}{c|}{ Action when timer interval expires } \\
\hline 0
\end{tabular}

Figure 24. Watchdog Timer Controls

The controls described in the above table imply three different modes of operation that a programmer might select for the Watchdog Timer. Each of these modes assumes that TCR \({ }_{\text {WRC }}\) has been set to allow processor reset by the Watchdog facility:
1. Always take the Watchdog Timer interrupt when pending, and never attempt to prevent its occurrence. In this mode, the Watchdog Timer interrupt caused by a first time-out is used to clear TSR WIS so a second time-out never occurs. TSR \(_{\text {ENW }}\) is not cleared, thereby allowing the next time-out to cause another interrupt.
2. Always take the Watchdog Timer interrupt when pending, but avoid when possible. In this mode a recurring code loop of reliable duration (or perhaps
a periodic interrupt handler such as the FixedInterval Timer interrupt handler) is used to repeatedly clear TSR \(_{\text {ENW }}\) such that a first time-out exception is avoided, and thus no Watchdog Timer interrupt occurs. Once TSR \({ }_{\text {ENW }}\) has been cleared, software has between one and two full Watchdog periods before a Watchdog exception will be posted in \(\mathrm{TSR}_{\text {wis. }}\). If this occurs before the software is able to clear \(\mathrm{TSR}_{\text {ENW }}\) again, a Watchdog Timer interrupt will occur. In this case, the Watchdog Timer interrupt handler will then clear both \(\mathrm{TSR}_{\text {ENW }}\) and TSR \(_{\text {WIS }}\), in order to (hopefully) avoid the next Watchdog Timer interrupt.
3. Never take the Watchdog Timer interrupt. In this mode, Watchdog Timer interrupts are disabled (via TCR \(_{\text {WIE }}=0\) ), and the system depends upon a
recurring code loop of reliable duration (or perhaps a periodic interrupt handler such as the FixedInterval Timer interrupt handler) to repeatedly clear \(\mathrm{TSR}_{\text {WIS }}\) such that a second time-out is avoided, and thus no reset occurs. TSR \(_{\text {ENW }}\) is not cleared, thereby allowing the next time-out to set TSR WIS again. The recurring code loop must have a period which is less than one Watchdog Timer period in order to guarantee that a Watchdog Timer reset will not occur.

\subsection*{7.8 Freezing the Timer Facilities}

The debug mechanism provides a means of temporarily freezing the timers upon a debug event. Specifically, the Time Base and Decrementer can be frozen and prevented from incrementing/decrementing, respectively, whenever a debug event is set in the Debug Status Register. Note that this also freezes the FIT and Watchdog timer. This allows a debugger to simulate the appearance of 'real time', even though the application has been temporarily 'halted' to service the debug event. See the description of bit 63 of the Debug Control Register 0 (Freeze Timers on Debug Event or \(\mathrm{DBCRO}_{\mathrm{FT}}\) ) in Section 8.5.1.1 on page 613.

\section*{Chapter 8. Debug Facilities}
8.1 Overview ..... 605
8.2 Internal Debug Mode ..... 605
8.3 External Debug Mode [Category: Embedded.Enhanced Debug] ..... 606
8.4 Debug Events ..... 606
8.4.1 Instruction Address Compare Debug Event. ..... 607
8.4.2 Data Address Compare Debug Event 609
8.4.3 Trap Debug Event ..... 610
8.4.4 Branch Taken Debug Event ..... 610
8.4.5 Instruction Complete Debug Event611
8.4.6 Interrupt Taken Debug Event ..... 611
8.4.6.1 Causes of Interrupt Taken Debug Events ..... 611
8.4.6.2 Interrupt Taken Debug Event Description ..... 611
8.4.7 Return Debug Event ..... 612
8.4.8 Unconditional Debug Event ..... 612
8.4.9 Critical Interrupt Taken Debug Event
[Category: Embedded.Enhanced Debug] .612
8.4.10 Critical Interrupt Return Debug Event [Category: Embedded.Enhanced Debug] ..... 613
8.5 Debug Registers ..... 613
8.5.1 Debug Control Registers ..... 613
8.5.1.
8.5.1.2 Debug Control Register 1 (DCBR1) ..... 614
8.5.1.3 Debug Control Register 2 (DCBR2) 616
8.5.2 Debug Status Register ..... 617
ters ..... 618
8.5.4 Data Address Compare Registers ..... 618
8.5.5 Data Value Compare Registers ..... 619
[Category: Embedded.Enhanced Debug] ..... 620

\subsection*{8.1 Overview}

Processors provide debug facilities to enable hardware and software debug functions, such as instruction and data breakpoints and program single stepping. The debug facilities consist of a set of Debug Control Registers (DBCR0, DBCR1, and DBCR2) (see Section 8.5.1 on page 613), a set of Address and Data Value Compare Registers (IAC1, IAC2, IAC3, IAC4, DAC1, DAC2, DVC1, and DVC2), (see Section 8.4.3, Section 8.4.4, and Section 8.4.5), a Debug Status Register (DBSR) (see Section 8.5.2) for enabling and recording various kinds of debug events, and a special Debug interrupt type built into the interrupt mechanism (see Section 5.6.16). The debug facilities also provide a mechanism for software-controlled processor reset, and for controlling the operation of the timers in a debug environment.

The mfspr and mtspr instructions (see Section 3.4.1) provide access to the registers of the debug facilities.

In addition to the facilities described here, implementations will typically include debug facilities, modes, and access mechanisms which are implementation-specific. For example, implementations will typically provide access to the debug facilities via a dedicated interface such as the IEEE 1149.1 Test Access Port (JTAG).

\subsection*{8.2 Internal Debug Mode}

Debug events include such things as instruction and data breakpoints. These debug events cause status bits to be set in the Debug Status Register. The existence of a set bit in the Debug Status Register is considered a Debug exception. Debug exceptions, if enabled, will cause Debug interrupts.

There are two different mechanisms that control whether Debug interrupts are enabled. The first is the \(M_{S R}\) bit, and this bit must be set to 1 to enable

Debug interrupts. The second mechanism is an enable bit in the Debug Control Register 0 (DBCR0). This bit is the Internal Debug Mode bit (DBCR0 \({ }_{\text {IDM }}\) ), and it must also be set to 1 to enable Debug interrupts.

When \(\mathrm{DBCRO}_{\text {IDM }}=1\), the processor is in Internal Debug Mode. In this mode, debug events will (if also enabled by \(\mathrm{MSR}_{\mathrm{DE}}\) ) cause Debug interrupts. Software at the Debug interrupt vector location will thus be given control upon the occurrence of a debug event, and can access (via the normal instructions) all architected processor resources. In this fashion, debug monitor software can control the processor and gather status, and interact with debugging hardware connected to the processor.
When the processor is not in Internal Debug Mode (DBCR0 \({ }_{\text {IDM }}=0\) ), debug events may still occur and be recorded in the Debug Status Register. These exceptions may be monitored via software by reading the Debug Status Register (using mfspr), or may eventually cause a Debug interrupt if later enabled by setting DBCR0 \({ }_{\text {IDM }}=1\) (and \(\mathrm{MSR}_{\mathrm{DE}}=1\) ). Processor behavior when debug events occur while \(\operatorname{DBCR} 0_{\text {IDM }}=0\) is imple-mentation-dependent.

\subsection*{8.3 External Debug Mode [Category: Embedded.Enhanced Debug]}

The External Debug Mode is a mode in which facilities external to the processor can access processor resources and control execution. These facilities are defined as the external debug facilities and are not defined here, however some instructions and registers share internal and external debug roles and are briefly described as necessary.

A dnh instruction is provided to stop instruction fetching and execution and allow the processor to be managed by an external debug facility. After the dnh instruction is executed, instructions are not fetched, interrupts are not taken, and the processor does not execute instructions.

\subsection*{8.4 Debug Events}

Debug events are used to cause Debug exceptions to be recorded in the Debug Status Register (see Section 8.5.2). In order for a debug event to be enabled to set a Debug Status Register bit and thereby cause a Debug exception, the specific event type must be enabled by a corresponding bit or bits in the Debug Control Register DBCR0 (see Section 8.5.1.1), DBCR1 (see Section 8.5.1.2), or DBCR2 (see Section 8.5.1.3), in most cases; the Unconditional Debug Event (UDE) is an exception to this rule. Once a Debug Status Register bit is set, if Debug interrupts are enabled by MSR \({ }_{D E}\), a Debug interrupt will be generated.

Certain debug events are not allowed to occur when \(M_{\text {M }}{ }_{\text {DE }}=0\). In such situations, no Debug exception occurs and thus no Debug Status Register bit is set. Other debug events may cause Debug exceptions and set Debug Status Register bits regardless of the state of \(\mathrm{MSR}_{\mathrm{DE}}\). The associated Debug interrupts that result from such Debug exceptions will be delayed until \(M_{\text {SE }}=1\), provided the exceptions have not been cleared from the Debug Status Register in the meantime.

Any time that a Debug Status Register bit is allowed to be set while \(\mathrm{MSR}_{\mathrm{DE}}=0\), a special Debug Status Register bit, Imprecise Debug Event (DBSR \({ }_{I D E}\) ), will also be set. \(\mathrm{DBSR}_{\text {IDE }}\) indicates that the associated Debug exception bit in the Debug Status Register was set while Debug interrupts were disabled via the MMSR \({ }_{\text {DE }}\) bit. Debug interrupt handler software can use this bit to determine whether the address recorded in CSRRO/ DSRR0 [Category: Embedded.Enhanced Debug] should be interpreted as the address associated with the instruction causing the Debug exception, or simply the address of the instruction after the one which set the \(M S R_{\text {DE }}\) bit, thereby enabling the delayed Debug interrupt.

Debug interrupts are ordered with respect to other interrupt types (see Section 7.8 on page 179). Debug exceptions are prioritized with respect to other exceptions (see Section 7.9 on page 183).

There are eight types of debug events defined:
1. Instruction Address Compare debug events
2. Data Address Compare debug events
3. Trap debug events
4. Branch Taken debug events
5. Instruction Complete debug events
6. Interrupt Taken debug events
7. Return debug events
8. Unconditional debug events

There are two classes of debug exception types:
Type 1: exception before instruction
Type 2: exception after instruction
Almost all debug exceptions fall into the first type. That is, they all take the interrupt upon encountering an instruction having the exception without updating any architectural state (other than DBSR, CSRRO/DSRR0 [Category: Embedded.Enhanced Debug], CSRR1/ DSRR1 [Category: Embedded.Enhanced Debug], MSR) for that instruction.

The CSRRO/DSRR0 [Category: Embedded.Enhanced Debug] for this type of exception points to the instruction that encountered the exception. This includes IAC, DAC, branch taken, etc.

The only exception which fall into the second type is the instruction complete debug exception. This exception is taken upon completing and updating one instruction and then pointing CSRRO/DSRRO [Category: Embedded.Enhanced Debug] to the next instruction to execute.

To make forward progress for any Type 1 debug exception one does the following:
1. Software sets up Type 1 exceptions (e.g. branch taken debug exceptions) and then returns to normal program operation
2. Hardware takes Debug interrupt upon the first branch taken Debug exception, pointing to the branch with CSRRO/DSRRO [Category: Embedded.Enhanced Debug].
3. Software, in the debug handler, sees the branch taken exception type, does whatever logging/anal-
ysis it wants to, then clears all debug event enables in the DBCR except for the instruction complete debug event enable.
4. Software does an rfci or rfdi [Category: Embedded.Enhanced Debug].
5. Hardware would execute and complete one instruction (the branch taken in this case), and then take a Debug interrupt with CSRRO/DSRRO [Category: Embedded.Enhanced Debug] pointing to the target of the branch.
6. Software would see the instruction complete interrupt type. It clears the instruction complete event enable, then enables the branch taken interrupt event again.
7. Software does an rfci or rfdi [Category: Embedded.Enhanced Debug].
8. Hardware resumes on the target of the taken branch and continues until another taken branch, in which case we end up at step 2 again.

This, at first, seems like a double tax (i.e. 2 debug interrupts for every instance of a Type 1 exception), but there doesn't seem like any other clean way to make forward progress on Type 1 debug exceptions. The only other way to avoid the double tax is to have the debug handler routine actually emulate the instruction pointed to for the Type 1 exceptions, determine the next instruction that would have been executed by the interrupted program flow and load the CSRRO/DSRR0 [Category: Embedded.Enhanced Debug] with that address and do an rfci/rfdi [Category: Embedded.Enhanced Debug]; this is probably not faster.

\subsection*{8.4.1 Instruction Address Compare Debug Event}

One or more Instruction Address Compare debug events (IAC1, IAC2, IAC3 or IAC4) occur if they are enabled and execution is attempted of an instruction at an address that meets the criteria specified in the DBCR0, DBCR1, IAC1, IAC2, IAC3, and IAC4 Registers.

\section*{Instruction Address Compare User/ Supervisor Mode}

DBCR1 \({ }_{\text {IAC1US }}\) specifies whether IAC1 debug events can occur in user mode or supervisor mode, or both.

DBCR1 \({ }_{\text {IAC2US }}\) specifies whether IAC2 debug events can occur in user mode or supervisor mode, or both.

DBCR1 \({ }_{\text {IAC3US }}\) specifies whether IAC3 debug events can occur in user mode or supervisor mode, or both.

DBCR1 \({ }_{\text {IAC4US }}\) specifies whether IAC4 debug events can occur in user mode or supervisor mode, or both.

\section*{Effective/Real Address Mode}

DBCR1 \({ }_{\text {IAC1ER }}\) specifies whether effective addresses, real addresses, effective addresses and \(\mathrm{MSR}_{I S}=0\), or effective addresses and \(\mathrm{MSR}_{I S}=1\) are used in determining an address match on IAC1 debug events.
DBCR1 \({ }_{\text {IAC2ER }}\) specifies whether effective addresses, real addresses, effective addresses and \(\mathrm{MSR}_{I S}=0\), or
effective addresses and \(M S R_{I S}=1\) are used in determining an address match on IAC2 debug events.
DBCR1 \(1_{\text {IAC3ER }}\) specifies whether effective addresses, real addresses, effective addresses and \(\mathrm{MSR}_{\mid S}=0\), or effective addresses and \(M S R_{\mid S}=1\) are used in determining an address match on IAC3 debug events.
DBCR \(1_{\text {IAC4ER }}\) specifies whether effective addresses, real addresses, effective addresses and \(\mathrm{MSR}_{\text {IS }}=0\), or effective addresses and \(M S R_{I S}=1\) are used in determining an address match on IAC4 debug events.

\section*{Instruction Address Compare Mode}

DBCR \(1_{\text {IAC12M }}\) specifies whether all or some of the bits of the address of the instruction fetch must match the contents of the IAC1 or IAC2, whether the address must be inside a specific range specified by the IAC1 and IAC2 or outside a specific range specified by the IAC1 and IAC2 for an IAC1 or IAC2 debug event to occur.
DBCR \(_{1 \text { IAC34M }}\) specifies whether all or some of the bits of the address of the instruction fetch must match the contents of the IAC3 Register or IAC4 Register, whether the address must be inside a specific range specified by the IAC3 Register and IAC4 Register or outside a specific range specified by the IAC3 Register and IAC4 Register for an IAC3 or IAC4 debug event to occur.

There are four instruction address compare modes.
There are four instruction address compare modes.
- Exact address compare mode If the address of the instruction fetch is equal to the value in the enabled IAC Register, an instruction address match occurs. For 64-bit implementations, the addresses are masked to compare only bits 32:63 when the processor is executing in 32-bit mode.
- Address bit match mode

For IAC1 and IAC2 debug events, if the address of the instruction fetch access, ANDed with the contents of the IAC2, are equal to the contents of the IAC1, also ANDed with the contents of the IAC2, an instruction address match occurs.
For IAC3 and IAC4 debug events, if the address of the instruction fetch, ANDed with the contents of the IAC4, are equal to the contents of the IAC3, also ANDed with the contents of the IAC4, an instruction address match occurs.
For 64-bit implementations, the addresses are masked to compare only bits 32:63 when the processor is executing in 32-bit mode.
- Inclusive address range compare mode For IAC1 and IAC2 debug events, if the 64-bit
address of the instruction fetch is greater than or equal to the contents of the IAC1 and less than the contents of the IAC2, an instruction address match occurs.
For IAC3 and IAC4 debug events, if the 64-bit address of the instruction fetch is greater than or equal to the contents of the IAC3 and less than the contents of the IAC4, an instruction address match occurs.
- For 64-bit implementations, the addresses are masked to compare only bits \(32: 63\) when the processor is executing in 32-bit mode.
- Exclusive address range compare mode

For IAC1 and IAC2 debug events, if the 64-bit address of the instruction fetch is less than the contents of the IAC1 or greater than or equal to the contents of the IAC2, an instruction address match occurs.
For IAC3 and IAC4 debug events, if the 64-bit address of the instruction fetch is less than the contents of the IAC3 or greater than or equal to the contents of the IAC4, an instruction address match occurs.

For 64-bit implementations, the addresses are masked to compare only bits \(32: 63\) when the processor is executing in 32-bit mode.
See the detailed description of DBCR0 (see Section 8.5.1.1, "Debug Control Register 0 (DCBRO)" on page 613) and DBCR1 (see Section 8.5.1.2, "Debug Control Register 1 (DCBR1)" on page 614) and the modes for detecting IAC1, IAC2, IAC3 and IAC4 debug events. Instruction Address Compare debug events can occur regardless of the setting of \(M S R_{D E}\) or DBCR0 \(0_{\text {IDM }}\).
When an Instruction Address Compare debug event occurs, the corresponding \(\mathrm{DBSR}_{\mathrm{IAC} 1}\), \(\mathrm{DBSR}_{\mathrm{IAC2}}\), \(\mathrm{DBSR}_{\mathrm{IAC} 3}\), or \(\mathrm{DBSR}_{\mathrm{IAC4}}\) bit or bits are set to record the debug exception. If \(\mathrm{MSR}_{\mathrm{DE}}=0, D B S R_{\text {IDE }}\) is also set to 1 to record the imprecise debug event.

If \(M S R_{D E}=1\) (i.e. Debug interrupts are enabled) at the time of the Instruction Address Compare debug exception, a Debug interrupt will occur immediately (provided there exists no higher priority exception which is enabled to cause an interrupt). The execution of the instruction causing the exception will be suppressed, and CSRRO/DSRRO [Category: Embedded.Enhanced Debug] will be set to the address of the excepting instruction.

If \(M_{\text {SE }}=0\) (i.e. Debug interrupts are disabled) at the time of the Instruction Address Compare debug exception, a Debug interrupt will not occur, and the instruction will complete execution (provided the instruction is not causing some other exception which will generate an enabled interrupt).

Later, if the debug exception has not been reset by clearing \(\mathrm{DBSR}_{\mathrm{IAC} 1}, \quad \mathrm{DBSR}_{I A C 2}, \quad \mathrm{DBSR}_{I \mathrm{AC} 3}\), and \(\mathrm{DBSR}_{\mathrm{IAC4}}\), and \(\mathrm{MSR}_{\mathrm{DE}}\) is set to 1 , a delayed Debug interrupt will occur. In this case, CSRRO/DSRRO [Category: Embedded.Enhanced Debug will contain the address of the instruction after the one which enabled the Debug interrupt by setting MSR DE to 1 . Software in the Debug interrupt handler can observe DBSR IDE \(^{\text {to }}\) determine how to interpret the value in CSRRO/DSRR0 [Category: Embedded.Enhanced Debug.

\subsection*{8.4.2 Data Address Compare Debug Event}

One or more Data Address Compare debug events (DAC1R, DAC1W, DAC2R, DAC2W) occur if they are enabled, execution is attempted of a data storage access instruction, and the type, address, and possibly even the data value of the data storage access meet the criteria specified in the Debug Control Register 0, Debug Control Register 2, and the DAC1, DAC2, DVC1, and DVC2 Registers.

\section*{Data Address Compare Read/Write Enable}

DBCR0 \(_{\text {DAC1 }}\) specifies whether DAC1R debug events can occur on read-type data storage accesses and whether DAC1W debug events can occur on write-type data storage accesses.

DBCR0 \(_{\text {DAC2 }}\) specifies whether DAC2R debug events can occur on read-type data storage accesses and whether DAC2W debug events can occur on write-type data storage accesses.
Indexed-string instructions (Iswx, stswx) for which the XER field specifies zero bytes as the length of the string are treated as no-ops, and are not allowed to cause Data Address Compare debug events.
All Load instructions are considered reads with respect to debug events, while all Store instructions are considered writes with respect to debug events. In addition, the Cache Management instructions, and certain special cases, are handled as follows.
- dcbt, dcbtls, dcbtep, dcbtst, dcbtstls, dcbtstep, icbt, icbtls, icbtep, icbi, icblc, dcblc, and icbiep are all considered reads with respect to debug events. Note that dcbt, dcbtep, dcbtst, dcbtstep, icbt, and icbtep are treated as no-operations when they report Data Storage or Data TLB Miss exceptions, instead of being allowed to cause interrupts. However, these instructions are allowed to cause Debug interrupts, even when they would otherwise have been no-op'ed due to a Data Storage or Data TLB Miss exception.
- dcbz, dcbzep, dcbi, dcbf, dcbfep, dcba, dcbst, and dcbstep are all considered writes
with respect to debug events. Note that dcbf, dcbfep, dcbst, and dcbstep are considered reads with respect to Data Storage exceptions, since they do not actually change the data at a given address. However, since the execution of these instructions may result in write activity on the processor's data bus, they are treated as writes with respect to debug events.

\section*{Data Address Compare User/Supervisor Mode}

DBCR2 \({ }_{\text {DAC1US }}\) specifies whether DAC1R and DAC1W debug events can occur in user mode or supervisor mode, or both.

DBCR2 DAC2US specifies whether DAC2R and DAC2W debug events can occur in user mode or supervisor mode, or both.

\section*{Effective/Real Address Mode}

DBCR2 DAC1ER specifies whether effective addresses, real addresses, effective addresses and \(M S R_{D S}=0\), or effective addresses and \(M_{\text {DS }}=1\) are used to in determining an address match on DAC1R and DAC1W debug events.
DBCR2 \({ }_{\text {DAC2ER }}\) specifies whether effective addresses, real addresses, effective addresses and \(M S R_{D S}=0\), or effective addresses and \(\mathrm{MSR}_{\mathrm{DS}}=1\) are used to in determining an address match on DAC2R and DAC2W debug events.

\section*{Data Address Compare Mode}

DBCR2 \({ }_{\text {DAC12M }}\) specifies whether all or some of the bits of the address of the data storage access must match the contents of the DAC1 or DAC2, whether the address must be inside a specific range specified by the DAC1 and DAC2 or outside a specific range specified by the DAC1 and DAC2 for a DAC1R, DAC1W, DAC2R or DAC2W debug event to occur.

There are four data address compare modes.
- Exact address compare mode If the 64-bit address of the data storage access is equal to the value in the enabled Data Address Compare Register, a data address match occurs.

For 64-bit implementations, the addresses are masked to compare only bits 32:63 when the processor is executing in 32-bit mode.
- Address bit match mode

If the address of the data storage access, ANDed with the contents of the DAC2, are equal to the contents of the DAC1, also ANDed with the contents of the DAC2, a data
address match occurs.
For 64-bit implementations, the addresses are masked to compare only bits 32:63 when the processor is executing in 32 -bit mode.
- Inclusive address range compare mode

If the 64-bit address of the data storage access is greater than or equal to the contents of the DAC1 and less than the contents of the DAC2, a data address match occurs.

For 64-bit implementations, the addresses are masked to compare only bits \(32: 63\) when the processor is executing in 32-bit mode.
- Exclusive address range compare mode If the 64 -bit address of the data storage access is less than the contents of the DAC1 or greater than or equal to the contents of the DAC2, a data address match occurs.

For 64-bit implementations, the addresses are masked to compare only bits \(32: 63\) when the processor is executing in 32 -bit mode.

\section*{Data Value Compare Mode}

DBCR2 \({ }_{\text {DVC1M }}\) and DBCR2 \({ }_{\text {DVC1BE }}\) specify whether and how the data value being accessed by the storage access must match the contents of the DVC1 for a DAC1R or DAC1W debug event to occur.
DBCR2 \({ }_{\text {DVC2M }}\) and DBCR2 \(2_{\text {DVC2BE }}\) specify whether and how the data value being accessed by the storage access must match the contents of the DVC2 for a DAC2R or DAC2W debug event to occur.
The description of DBCRO (see Section 8.5.1.1) and DBCR2 (see Section 8.5.1.3) and the modes for detecting Data Address Compare debug events. Data Address Compare debug events can occur regardless of the setting of \(\mathrm{MSR}_{\mathrm{DE}}\) or \(\mathrm{DBCRO}_{\text {IDM }}\).
When an Data Address Compare debug event occurs, the corresponding \(\mathrm{DBSR}_{\mathrm{DAC} 1 \mathrm{R}}, \mathrm{DBSR}_{\mathrm{DAC} 1 \mathrm{~W}}\), \(\mathrm{DBSR}_{\text {DAC2R }}\), or \(\mathrm{DBSR}_{\text {DAC2w }}\) bit or bits are set to 1 to record the debug exception. If \(M S R_{D E}=0, D B S R_{\text {IDE }}\) is also set to 1 to record the imprecise debug event.
If \(\mathrm{MSR}_{\mathrm{DE}}=1\) (i.e. Debug interrupts are enabled) at the time of the Data Address Compare debug exception, a Debug interrupt will occur immediately (provided there exists no higher priority exception which is enabled to cause an interrupt), the execution of the instruction causing the exception will be suppressed, and CSRRO/ DSRR0 [Category: Embedded. Enhanced Debug will be set to the address of the excepting instruction. Depending on the type of instruction and/or the alignment of the data access, the instruction causing the exception may have been partially executed (see Section 5.7).

If \(\mathrm{MSR}_{\mathrm{DE}}=0\) (i.e. Debug interrupts are disabled) at the time of the Data Address Compare debug exception, a Debug interrupt will not occur, and the instruction will complete execution (provided the instruction is not causing some other exception which will generate an enabled interrupt). Also, DBSR IDE is set to indicate that the debug exception occurred while Debug interrupts were disabled by \(\mathrm{MSR}_{\mathrm{DE}}=0\).
Later, if the debug exception has not been reset by clearing \(\mathrm{DBSR}_{\mathrm{DAC1R}}, \quad \mathrm{DBSR}_{\mathrm{DAC1}}\), \(\mathrm{DBSR}_{\mathrm{DAC2R}}\), \(\mathrm{DBSR}_{\text {DAC2W }}\), and \(\mathrm{MSR}_{\text {DE }}\) is set to 1 , a delayed Debug interrupt will occur. In this case, CSRRO/DSRRO [Category: Embedded.Enhanced Debug will contain the address of the instruction after the one which enabled the Debug interrupt by setting MSR DE \(_{\text {DE }}\) to 1 . Software in the Debug interrupt handler can observe DBSR \(_{\text {IDE }}\) to determine how to interpret the value in CSRRO/DSRRO [Category: Embedded.Enhanced Debug.

\subsection*{8.4.3 Trap Debug Event}

A Trap debug event (TRAP) occurs if DBCRO TRAP \(=1\) (i.e. Trap debug events are enabled) and a Trap instruction ( \(\boldsymbol{t w}, \boldsymbol{t w i}, \boldsymbol{t d}, \boldsymbol{t d} \boldsymbol{i}\) ) is executed and the conditions specified by the instruction for the trap are met. The event can occur regardless of the setting of \(\mathrm{MSR}_{\text {DE }}\) or \(\mathrm{DBCRO}_{\text {IDM }}\).
When a Trap debug event occurs, DBSR \(_{T \mathrm{R}}\) is set to 1 to record the debug exception. If \(M S R_{D E}=0, D B S R_{I D E}\) is also set to 1 to record the imprecise debug event.
If \(M S R_{D E}=1\) (i.e. Debug interrupts are enabled) at the time of the Trap debug exception, a Debug interrupt will occur immediately (provided there exists no higher priority exception which is enabled to cause an interrupt), and CSRRO/DSRRO [Category: Embedded.Enhanced Debug] will be set to the address of the excepting instruction.
If \(\mathrm{MSR}_{\mathrm{DE}}=0\) (i.e. Debug interrupts are disabled) at the time of the Trap debug exception, a Debug interrupt will not occur, and a Trap exception type Program interrupt will occur instead if the trap condition is met.
Later, if the debug exception has not been reset by clearing \(\mathrm{DBSR}_{T R}\), and MSR \(_{\text {DE }}\) is set to 1 , a delayed Debug interrupt will occur. In this case, CSRRO/DSRRO [Category: Embedded.Enhanced Debug will contain the address of the instruction after the one which enabled the Debug interrupt by setting \(\mathrm{MSR}_{\text {DE }}\) to 1 . Software in the debug interrupt handler can observe \(\mathrm{DBSR}_{\text {IDE }}\) to determine how to interpret the value in CSRRO/DSRRO [Category: Embedded.Enhanced Debug].

\subsection*{8.4.4 Branch Taken Debug Event}

A Branch Taken debug event (BRT) occurs if \(\mathrm{DBCRO}_{\mathrm{BRT}}=1\) (i.e. Branch Taken Debug events are enabled), execution is attempted of a branch instruction

\section*{610 \\ Power ISA \({ }^{\text {TM }}\)-- Book III-E}
whose direction will be taken (that is, either an unconditional branch, or a conditional branch whose branch condition is met), and \(\mathrm{MSR}_{\mathrm{DE}}=1\).
Branch Taken debug events are not recognized if \(M_{S R}=0\) at the time of the execution of the branch instruction and thus DBSR \({ }_{\text {IDE }}\) can not be set by a Branch Taken debug event. This is because branch instructions occur very frequently. Allowing these common events to be recorded as exceptions in the DBSR while debug interrupts are disabled via MSR DE would result in an inordinate number of imprecise Debug interrupts.

When a Branch Taken debug event occurs, the DBSRBRT bit is set to 1 to record the debug exception and a Debug interrupt will occur immediately (provided there exists no higher priority exception which is enabled to cause an interrupt). The execution of the instruction causing the exception will be suppressed, and CSRRO/ DSRRO [Category: Embedded.Enhanced Debug] will be set to the address of the excepting instruction.

\subsection*{8.4.5 Instruction Complete Debug Event}

An Instruction Complete debug event (ICMP) occurs if \(\mathrm{DBCRO}_{\text {ICMP }}=1\) (i.e. Instruction Complete debug events are enabled), execution of any instruction is completed, and \(\mathrm{MSR}_{\mathrm{DE}}=1\). Note that if execution of an instruction is suppressed due to the instruction causing some other exception which is enabled to generate an interrupt, then the attempted execution of that instruction does not cause an Instruction Complete debug event. The sc instruction does not fall into the type of an instruction whose execution is suppressed, since the instruction actually completes execution and then generates a System Call interrupt. In this case, the Instruction Complete debug exception will also be set.
Instruction Complete debug events are not recognized if \(M S R_{D E}=0\) at the time of the execution of the instruction, \(\mathrm{DBSR}_{\text {IDE }}\) can not be set by an ICMP debug event. This is because allowing the common event of Instruction Completion to be recorded as an exception in the DBSR while Debug interrupts are disabled via MSR DE would mean that the Debug interrupt handler software would receive an inordinate number of imprecise Debug interrupts every time Debug interrupts were reenabled via MSR \({ }_{\text {DE }}\).

When an Instruction Complete debug event occurs, \(\mathrm{DBSR}_{\text {ICMP }}\) is set to 1 to record the debug exception, a Debug interrupt will occur immediately (provided there exists no higher priority exception which is enabled to cause an interrupt), and CSRRO/DSRRO [Category: Embedded. Enhanced Debug] will be set to the address of the instruction after the one causing the Instruction Complete debug exception.

\subsection*{8.4.6 Interrupt Taken Debug Event}

\subsection*{8.4.6.1 Causes of Interrupt Taken Debug Events}

Only base class interrupts can cause an Interrupt Taken debug event. If the Embedded.Enhanced Debug category is not supported or is supported and not enabled, all other interrupts automatically clear MSR \(\mathrm{DE}_{\mathrm{DE}}\), and thus would always prevent the associated Debug interrupt from occurring precisely. If the Embedded.Enhanced Debug category is supported and enabled, then critical class interrupts do not automatically clear \(M_{\text {SR }}\) D, but they cause Critical Interrupt Taken debug events instead of Interrupt Taken debug events.

Also, if the Embedded.Enhanced Debug category is not supported or is supported and not enabled, Debug interrupts themselves are critical class interrupts, and thus any Debug interrupt (for any other debug event) would always end up setting the additional exception of DBSR IRPT upon entry to the Debug interrupt handler. At this point, the Debug interrupt handler would be unable to determine whether or not the Interrupt Taken debug event was related to the original debug event.

\subsection*{8.4.6.2 Interrupt Taken Debug Event Description}

An Interrupt Taken debug event (IRPT) occurs if \(\mathrm{DBCRO}_{\text {IRPT }}=1\) (i.e. Interrupt Taken debug events are enabled) and a base class interrupt occurs. Interrupt Taken debug events can occur regardless of the setting of \(M S R_{\text {DE }}\).

When an Interrupt Taken debug event occurs, DBSRIRPT is set to 1 to record the debug exception. If \(M S R_{D E}=0\), \(D_{B S R}\) IDE is also set to 1 to record the imprecise debug event.
If \(M S R_{D E}=1\) (i.e. Debug interrupts are enabled) at the time of the Interrupt Taken debug event, a Debug interrupt will occur immediately (provided there exists no higher priority exception which is enabled to cause an interrupt), and Critical Save/Restore Register 0/Debug Save/Restore Register 0 [Category: Embedded.Enhanced Debug] will be set to the address of the interrupt vector which caused the Interrupt Taken debug event. No instructions at the base interrupt handler will have been executed.

If \(M_{2 R}=0\) (i.e. Debug interrupts are disabled) at the time of the Interrupt Taken debug event, a Debug interrupt will not occur, and the handler for the interrupt which caused the Interrupt Taken debug event will be allowed to execute.

Later, if the debug exception has not been reset by clearing \(\mathrm{DBSR}_{\text {IRPT }}\), and \(\mathrm{MSR}_{\text {DE }}\) is set to 1 , a delayed Debug interrupt will occur. In this case, CSRRO/DSRR0
[Category: Embedded.Enhanced Debug] will contain the address of the instruction after the one which enabled the Debug interrupt by setting \(\mathrm{MSR}_{\text {DE }}\) to 1 . Software in the Debug interrupt handler can observe the \(\mathrm{DBSR}_{\text {IDE }}\) bit to determine how to interpret the value in CSRRO/DSRR0 [Category: Embedded.Enhanced Debug.

\subsection*{8.4.7 Return Debug Event}

A Return debug event (RET) occurs if \(\mathrm{DBCRO}_{\text {RET }}=1\) and an attempt is made to execute an rfi. Return debug events can occur regardless of the setting of \(M S R_{D E}\).
When a Return debug event occurs, DBSR \(_{\text {RET }}\) is set to 1 to record the debug exception. If \(M S R_{D E}=0, D_{B S R}\) IDE is also set to 1 to record the imprecise debug event.
If \(\mathrm{MSR}_{\mathrm{DE}}=1\) at the time of the Return Debug event, a Debug interrupt will occur immediately, and CSRRO/ DSRR0 [Category: Embedded.Enhanced Debug will be set to the address of the rfi.
If \(\mathrm{MSR}_{\mathrm{DE}}=0\) at the time of the Return Debug event, a Debug interrupt will not occur.
Later, if the Debug exception has not been reset by clearing \(\mathrm{DBSR}_{\text {RET }}\), and \(M S R_{\text {DE }}\) is set to 1 , a delayed imprecise Debug interrupt will occur. In this case, CSRRO/DSRR0 [Category: Embedded.Enhanced Debug will contain the address of the instruction after the one which enabled the Debug interrupt by setting \(M^{\prime} R_{D E}\) to 1. An imprecise Debug interrupt can be caused by executing an rfi when \(\operatorname{DBCRO} \mathrm{RET}_{\mathrm{RET}}=1\) and \(M_{2 S}{ }_{D E}=0\), and the execution of that \(r f i\) happens to cause \(M_{\text {M }}\) DE to be set to 1 . Software in the Debug interrupt handler can observe the DBSR IDE bit to determine how to interpret the value in CSRRO/DSRR0 [Category: Embedded.Enhanced Debug].

\subsection*{8.4.8 Unconditional Debug Event}

An Unconditional debug event (UDE) occurs when the Unconditional Debug Event (UDE) signal is activated by the debug mechanism. The exact definition of the UDE signal and how it is activated is implementation-dependent. The Unconditional debug event is the only debug event which does not have a corresponding enable bit for the event in DBCRO (hence the name of the event). The Unconditional debug event can occur regardless of the setting of MSR DE \(^{\text {. }}\)
When an Unconditional debug event occurs, the \(\mathrm{DBSR}_{\text {UDE }}\) bit is set to 1 to record the Debug exception. If \(M S R_{D E}=0, D_{B S R}\) IDE is also set to 1 to record the imprecise debug event.
If \(\mathrm{MSR}_{\mathrm{DE}}=1\) (i.e. Debug interrupts are enabled) at the time of the Unconditional Debug exception, a Debug interrupt will occur immediately (provided there exists no higher priority exception which is enabled to cause an interrupt), and CSRRO/DSRRO [Category: Embed-
ded.Enhanced Debug] will be set to the address of the instruction which would have executed next had the interrupt not occurred.
If \(M S R_{D E}=0\) (i.e. Debug interrupts are disabled) at the time of the Unconditional Debug exception, a Debug interrupt will not occur.
Later, if the Unconditional Debug exception has not been reset by clearing \(\mathrm{DBSR}_{U D E}\), and \(\mathrm{MSR}_{\mathrm{DE}}\) is set to 1, a delayed Debug interrupt will occur. In this case, CSRRO/DSRR0 [Category: Embedded.Enhanced Debug] will contain the address of the instruction after the one which enabled the Debug interrupt by setting \(M^{M S E}\) to 1 . Software in the Debug interrupt handler can observe DBSR \({ }_{\text {IDE }}\) to determine how to interpret the value in CSRRO/DSRRO [Category: Embedded.Enhanced Debug].

\subsection*{8.4.9 Critical Interrupt Taken Debug Event [Category: Embedded.Enhanced Debug]}

A Critical Interrupt Taken debug event (CIRPT) occurs if \(\mathrm{DBCRO}_{\text {CIRPT }}=1\) (i.e. Critical Interrupt Taken debug events are enabled) and a critical interrupt occurs. A critical interrupt is any interrupt that saves state in CSRR0 and CSRR1 when the interrupt is taken. Critical Interrupt Taken debug events can occur regardless of the setting of MSR DE .

When a Critical Interrupt Taken debug event occurs, \(\mathrm{DBSR}_{\text {CIRPT }}\) is set to 1 to record the debug event. If \(M S R_{D E}=0\), \(\operatorname{DBSR}_{\text {IDE }}\) is also set to 1 to record the imprecise debug event.
If \(M S R_{D E}=1\) (i.e. Debug Interrupts are enabled) at the time of the Critical Interrupt Taken debug event, a Debug Interrupt will occur immediately (provided there is no higher priority exception which is enabled to cause an interrupt), and DSRRO will be set to the address of the first instruction of the critical interrupt handler. No instructions at the critical interrupt handler will have been executed.
If \(M S R_{D E}=0\) (i.e. Debug Interrupts are disabled) at the time of the Critical Interrupt Taken debug event, a Debug Interrupt will not occur, and the handler for the critical interrupt which caused the debug event will be allowed to execute normally. Later, if the debug exception has not been reset by clearing DBSR CIRPT and \(M_{\text {MS }}\) is set to 1, a delayed Debug Interrupt will occur. In this case DSRRO will contain the address of the instruction after the one that set \(M S R_{D E}=1\). Software in the Debug Interrupt handler can observe DBSR IDE to determine how to interpret the value in DSRRO.

\section*{612 Power ISA \({ }^{\text {TM }}\)-- Book III-E}

\subsection*{8.4.10 Critical Interrupt Return Debug Event [Category: Embedded.Enhanced Debug]}

A Critical Interrupt Return debug event (CRET) occurs if DBCR0 \({ }_{\text {CRET }}=1\) (i.e. Critical Interrupt Return debug events are enabled) and an attempt is made to execute an rfci instruction. Critical Interrupt Return debug events can occur regardless of the setting of MSR DE .
When a Critical Interrupt Return debug event occurs, DBSR \(_{\text {CRET }}\) is set to 1 to record the debug event. If \(M_{2 S E}=0, D B S R_{\text {IDE }}\) is also set to 1 to record the imprecise debug event.
If \(M S R_{D E}=1\) (i.e. Debug Interrupts are enabled) at the time of the Critical Interrupt Return debug event, a Debug Interrupt will occur immediately (provided there is no higher priority exception which is enabled to cause an interrupt), and DSRRO will be set to the address of the rfci instruction.

If \(M S R_{D E}=0\) (i.e. Debug Interrupts are disabled) at the time of the Critical Interrupt Return debug event, a Debug Interrupt will not occur. Later, if the debug exception has not been reset by clearing DBSR \({ }_{\text {CRET }}\) and \(M S R_{\text {DE }}\) is set to 1 , a delayed Debug Interrupt will occur. In this case DSRR0 will contain the address of the instruction after the one that set \(M S R_{D E}=1\). An imprecise Debug Interrupt can be caused by executing an \(\boldsymbol{r f c i}\) when \(\mathrm{DBCRO}_{\text {CRET }}=1\) and \(\mathrm{MSR}_{\text {DE }}=0\), and the execution of the rfci happens to cause MSR DE \(_{\text {DE }}\) to be set to 1. Software in the Debug Interrupt handler can observe \(\mathrm{DBSR}_{\text {IDE }}\) to determine how to interpret the value in DSRRO.

\subsection*{8.5 Debug Registers}

This section describes debug-related registers that are accessible to software running on the processor. These registers are intended for use by special debug tools and debug software, and not by general application or operating system code.

\subsection*{8.5.1 Debug Control Registers}

Debug Control Register 0 (DBCRO), Debug Control Register 1 (DBCR1), and Debug Control Register 2 (DBCR2) are each 32-bit registers. Bits of DBCR0, DBCR1, and DBCR2 are numbered 32 (most-significant bit) to 63 (least-significant bit). DBCR0, DBCR1, and DBCR2 are used to enable debug events, reset the processor, control timer operation during debug events, and set the debug mode of the processor.

\subsection*{8.5.1.1 Debug Control Register 0 (DCBRO)}

The contents of the DCBR0 can be read into bits 32:63 of register RT using mfspr RT,DBCRO, setting bits 0:31 of RT to 0 . The contents of bits 32:63 of register RS can be written to the DCBRO using mtspr DBCRO,RS. The bit definitions for DCBR0 are shown below.

\section*{Bit(s) Description}

\section*{External Debug Mode (EDM) [Category: Embedded.Enhanced Debug]}

The EDM bit is a read-only bit that reflects whether the processor is controlled by an external debug facility. When EDM is set, internal debug mode is suppressed and the taking of debug interrupts does not occur.
0 The processor is not in external debug mode.
1 The processor is in external debug mode.
Internal Debug Mode (IDM)
0 Debug interrupts are disabled.
1 If \(\mathrm{MSR}_{\mathrm{DE}}=1\), then the occurrence of a debug event or the recording of an earlier debug event in the Debug Status Register when \(\mathrm{MSR}_{\mathrm{DE}}=0\) or \(\mathrm{DBCRO}_{\text {IDM }}=0\) will cause a Debug interrupt.

\section*{Reset (RST)}

00 No action
01 Implementation-specific
10 Implementation-specific
11 Implementation-specific
Warning: Writing 0b01, Ob10, or Ob11 to these bits may cause a processor reset to occur.

Instruction Completion Debug Event (ICMP)
0 ICMP debug events are disabled
1 ICMP debug events are enabled
Note: Instruction Completion will not cause an ICMP debug event if \(\mathrm{MSR}_{\mathrm{DE}}=0\).

\section*{Branch Taken Debug Event Enable (BRT)}

0 BRT debug events are disabled
1 BRT debug events are enabled
Note: Taken branches will not cause a BRT debug event if \(\mathrm{MSR}_{\mathrm{DE}}=0\).

Interrupt Taken Debug Event Enable (IRPT)
0 IRPT debug events are disabled
1 IRPT debug events are enabled
Note: Critical interrupts will not cause an IRPT Debug event even if \(M S R_{D E}=0\). If the

Embedded.Enhanced Debug category is supported, see Section 8.4.9.
Trap Debug Event Enable (TRAP)
0 TRAP debug events cannot occur
1 TRAP debug events can occur
40 Instruction Address Compare 1 Debug Event Enable (IAC1)
0 IAC1 debug events cannot occur
1 IAC1 debug events can occur
41 Instruction Address Compare 2 Debug Event Enable (IAC2)

0 IAC2 debug events cannot occur
1 IAC2 debug events can occur
42 Instruction Address Compare 3 Debug Event Enable (IAC3)
0 IAC3 debug events cannot occur
1 IAC3 debug events can occur
43 Instruction Address Compare 4 Debug Event Enable (IAC4)
0 IAC4 debug events cannot occur
1 IAC4 debug events can occur
44:45 Data Address Compare 1 Debug Event Enable (DAC1)
00 DAC1 debug events cannot occur
01 DAC1 debug events can occur only if a store-type data storage access
10 DAC1 debug events can occur only if a load-type data storage access
11 DAC1 debug events can occur on any data storage access

\section*{Data Address Compare 2 Debug Event Enable (DAC2)}

00 DAC2 debug events cannot occur
01 DAC2 debug events can occur only if a store-type data storage access
10 DAC2 debug events can occur only if a load-type data storage access
11 DAC2 debug events can occur on any data storage access
\(48 \quad\) Return Debug Event Enable (RET)
0 RET debug events cannot occur
1 RET debug events can occur
Note: Return From Critical Interrupt will not cause an RET debug event if \(M S R_{D E}=0\). If the Embedded.Enhanced Debug category is supported, see Section 8.4.10
49:56 Reserved
57 Critical Interrupt Taken Debug Event (CIRPT) [Category: Embedded.Enhanced

\section*{Debug]}

A Critical Interrupt Taken Debug Event occurs when DBCR0 \({ }_{\text {CIRPT }}=1\) and a critical interrupt (any interrupt that uses the critical class, i.e. uses CSRR0 and CSRR1) occurs.

0 Critical interrupt taken debug events are disabled.
1 Critical interrupt taken debug events are enabled.
Critical Interrupt Return Debug Event (CRET) [Category: Embedded.Enhanced Debug]
A Critical Interrupt Return Debug Event occurs when \(\operatorname{DBCR} 0_{\text {CRET }}=1\) and a return from critical interrupt (an rfci instruction is executed) occurs.
0 Critical interrupt return debug events are disabled.
1 Critical interrupt return debug events are enabled.

59:62 Implementation-dependent
Freeze Timers on Debug Event (FT)
0 Enable clocking of timers
1 Disable clocking of timers if any DBSR bit is set (except MRR)

\subsection*{8.5.1.2 Debug Control Register 1 (DCBR1)}

The contents of the DCBR1 can be read into bits 32:63 a register RT using mfspr RT,DBCR1, setting bits 0:31 of RT to 0 . The contents of bits \(32: 63\) of register RS can be written to the DBCR1 using mtspr DBCR1,RS. The bit definitions for DCBR1 are shown below.

\section*{Bit(s) Description}

32:33 Instruction Address Compare 1 User/ Supervisor Mode(IAC1US)
00 IAC1 debug events can occur
01 Reserved
10 IAC1 debug events can occur only if \(M S R_{P R}=0\)
11 IAC1 debug events can occur only if \(M S R_{P R}=1\)
34:35 Instruction Address Compare 1 Effective/ Real Mode (IAC1ER)
00 IAC1 debug events are based on effective addresses
01 IAC1 debug events are based on real addresses
10 IAC1 debug events are based on effective addresses and can occur only if \(\mathrm{MSR}_{\text {IS }}=0\)
11 IAC1 debug events are based on effective addresses and can occur only if \(\mathrm{MSR}_{\mid \mathrm{IS}}=1\)

Instruction Address Compare 2 User/ Supervisor Mode (IAC2US)
00 IAC2 debug events can occur
01 Reserved
10 IAC2 debug events can occur only if \(M_{\text {MRR }}=0\)
11 IAC2 debug events can occur only if \(M S R_{P R}=1\)
38:39 Instruction Address Compare 2 Effective/ Real Mode (IAC2ER)

00 IAC2 debug events are based on effective addresses
01 IAC2 debug events are based on real addresses
10 IAC2 debug events are based on effective addresses and can occur only if \(\mathrm{MSR}_{1 \mathrm{~S}}=0\)
11 IAC2 debug events are based on effective addresses and can occur only if \(\mathrm{MSR}_{\text {IS }}=1\)
40:41 Instruction Address Compare 1/2 Mode (IAC12M)

00 Exact address compare
IAC1 debug events can occur only if the address of the instruction fetch is equal to the value specified in IAC1.
IAC2 debug events can occur only if the address of the instruction fetch is equal to the value specified in IAC2.

01 Address bit match
IAC1 and IAC2 debug events can occur only if the address of the instruction fetch, ANDed with the contents of IAC2 are equal to the contents of IAC1, also ANDed with the contents of IAC2.
If IAC1US \(\neq\) IAC2US or IAC1ER \(\neq I A C 2 E R\), results are boundedly undefined.

10 Inclusive address range compare
IAC1 and IAC2 debug events can occur only if the address of the instruction fetch is greater than or equal to the value specified in IAC1 and less than the value specified in IAC2.
If IAC1US \(\neq\) IAC2US or IAC1ER \(\neq I A C 2 E R\), results are boundedly undefined.

11 Exclusive address range compare
IAC1 and IAC2 debug events can occur only if the address of the instruction fetch is less than the value specified in IAC1 or is greater than or equal to the value specified in IAC2.

If IAC1US \(\neq A C 2 U S\) or IAC1ER \(\neq I A C 2 E R\), results are boundedly undefined.

42:47
48:49
Instruction Address Compare 3 User/ Supervisor Mode (IAC3US)
00 IAC3 debug events can occur
01 Reserved
10 IAC3 debug events can occur only if \(M_{\text {MRR }}=0\)
11 IAC3 debug events can occur only if \(M_{\text {PRR }}=1\)
50:51 Instruction Address Compare 3 Effective/ Real Mode (IAC3ER)
00 IAC3 debug events are based on effective addresses
01 IAC3 debug events are based on real addresses
10 IAC3 debug events are based on effective addresses and can occur only if \(\mathrm{MSR}_{I S}=0\)
11 IAC3 debug events are based on effective addresses and can occur only if \(\mathrm{MSR}_{\text {IS }}=1\)
Instruction Address Compare 4 User/ Supervisor Mode (IAC4US)
00 IAC4 debug events can occur
01 Reserved
10 IAC4 debug events can occur only if \(\mathrm{MSR}_{\mathrm{PR}}=0\)
11 IAC4 debug events can occur only if \(M_{\text {PRR }}=1\)

Instruction Address Compare 3/4 Mode (IAC34M)
00 Exact address compare
IAC3 debug events can occur only if the address of the instruction fetch is equal to the value specified in IAC3.
IAC4 debug events can occur only if the address of the instruction fetch is equal to the value specified in IAC4.

01 Address bit match
IAC3 and IAC4 debug events can occur only if the address of the data storage access, ANDed with the contents of IAC4
are equal to the contents of IAC3, also ANDed with the contents of IAC4.
If IAC3US \(\neq\) IAC4US or IAC3ER \(\neq I A C 4 E R\), results are boundedly undefined.

10 Inclusive address range compare
IAC3 and IAC4 debug events can occur only if the address of the instruction fetch is greater than or equal to the value specified in IAC3 and less than the value specified in IAC4.

If IAC3US \(=\) IAC4US or IAC3ER \(\neq\) IAC4ER, results are boundedly undefined.

11 Exclusive address range compare
IAC3 and IAC4 debug events can occur only if the address of the instruction fetch is less than the value specified in IAC3 or is greater than or equal to the value specified in IAC4.

If IAC3US \(=\) IAC4US or IAC3ER \(\neq\) IAC4ER, results are boundedly undefined.

\section*{58:63 Reserved}

\subsection*{8.5.1.3 Debug Control Register 2 (DCBR2)}

The contents of the DCBR2 can be copied into bits 32:63 register RT using mfspr RT,DBCR2, setting bits 0:31 of register RT to 0 . The contents of bits 32:63 of a register RS can be written to the DCBR2 using mtspr \(D B C R 2, R S\). The bit definitions for DCBR2 are shown below.

\section*{Bit(s) Description}

\section*{32:33 Data Address Compare 1 User/Supervisor Mode (DAC1US)}

00 DAC1 debug events can occur
01 Reserved
10 DAC1 debug events can occur only if \(M S R_{P R}=0\)
11 DAC1 debug events can occur only if \(M S R_{P R}=1\)
34:35 Data Address Compare 1 Effective/Real Mode (DAC1ER)

00 DAC1 debug events are based on effective addresses
01 DAC1 debug events are based on real addresses
10 DAC1 debug events are based on effective addresses and can occur only if \(M S R_{D S}=0\)

11 DAC1 debug events are based on effective addresses and can occur only if \(M S R_{D S}=1\)
36:37 Data Address Compare 2 User/Supervisor Mode (DAC2US)
00 DAC2 debug events can occur
01 Reserved
10 DAC2 debug events can occur only if MSRPR=0
11 DAC2 debug events can occur only if MSRPR=1
38:39 Data Address Compare 2 Effective/Real Mode (DAC2ER)
00 DAC2 debug events are based on effective addresses
01 DAC2 debug events are based on real addresses
10 DAC2 debug events are based on effective addresses and can occur only if \(M S R_{D S}=0\)
11 DAC2 debug events are based on effective addresses and can occur only if \(M S R_{D S}=1\)

40:41 Data Address Compare 1/2 Mode (DAC12M)
00 Exact address compare
DAC1 debug events can occur only if the address of the data storage access is equal to the value specified in DAC1.

DAC2 debug events can occur only if the address of the data storage access is equal to the value specified in DAC2.

01 Address bit match
DAC1 and DAC2 debug events can occur only if the address of the data storage access, ANDed with the contents of DAC2 are equal to the contents of DAC1, also ANDed with the contents of DAC2.

If DAC1US \(=\) DAC2US or DAC1ER \(=\) DAC2ER, results are boundedly undefined.

\section*{10 Inclusive address range compare}

DAC1 and DAC2 debug events can occur only if the address of the data storage access is greater than or equal to the value specified in DAC1 and less than the value specified in DAC2.
If DAC1US \(\neq\) DAC2US or DAC1ER \(\neq\) DAC2ER, results are boundedly undefined.

11 Exclusive address range compare
DAC1 and DAC2 debug events can occur only if the address of the data storage access is less than the value specified in DAC1 or is greater than or equal to the value specified in DAC2.

If DAC1US \(\neq\) DAC2US or DAC1ER \(\neq\) DAC2ER, results are boundedly undefined.

\section*{Reserved}

\section*{Data Value Compare 1 Mode (DVC1M)}

00 DAC1 debug events can occur
01 DAC1 debug events can occur only when all bytes specified in DBCR2DVC1BE in the data value of the data storage access match their corresponding bytes in DVC1
10 DAC1 debug events can occur only when at least one of the bytes specified in DBCR2 \({ }_{\text {DVC1BE }}\) in the data value of the data storage access matches its corresponding byte in DVC1
11 DAC1 debug events can occur only when all bytes specified in DBCR2 \({ }_{\text {DVC1BE }}\) within at least one of the halfwords of the data value of the data storage access matches their corresponding bytes in DVC1
Data Value Compare 2 Mode (DVC2M)
00 DAC2 debug events can occur
01 DAC2 debug events can occur only when all bytes specified in DBCR2 \({ }_{\text {DVC2BE }}\) in the data value of the data storage access match their corresponding bytes in DVC2
10 DAC2 debug events can occur only when at least one of the bytes specified in DBCR2 \({ }_{\text {DVC2be }}\) in the data value of the data storage access matches its corresponding byte in DVC2
11 DAC2 debug events can occur only when all bytes specified in DBCR2 \({ }_{\text {DVC2BE }}\) within at least one of the halfwords of the data value of the data storage access matches their corresponding bytes in DVC2

48:55 Data Value Compare 1 Byte Enables (DVC1BE)
Specifies which bytes in the aligned data value being read or written by the storage access are compared to the corresponding bytes in DVC1.
56:63 Data Value Compare 2 Byte Enables (DVC2BE)

Specifies which bytes in the aligned data value being read or written by the storage access are compared to the corresponding bytes in DVC2

\subsection*{8.5.2 Debug Status Register}

The Debug Status Register (DBSR) is a 32-bit register and contains status on debug events and the most recent processor reset.

The DBSR is set via hardware, and read and cleared via software. The contents of the DBSR can be read into bits 32:63 of a register RT using the mfspr instruction, setting bits 0:31 of RT to zero. Bits in the DBSR can be cleared using the mtspr instruction. Clearing is done by writing bits 32:63 of a register to the DBSR with a 1 in any bit position that is to be cleared and 0 in all other bit positions. The write-data to the DBSR is not direct data, but a mask. A 1 causes the bit to be cleared, and a 0 has no effect.

The bit definitions for the DBSR are shown below:

\section*{Bit(s) Description}

32 Imprecise Debug Event (IDE)
Set to 1 if \(M S R_{D E}=0\) and a debug event causes its respective Debug Status Register bit to be set to 1 .

\section*{Most Recent Reset (MRR)}

Set to one of three values when a reset occurs. These two bits are undefined at power-up.

00 No reset occurred since these bits last cleared by software
01 Implementation-dependent reset information
10 Implementation-dependent reset information
11 Implementation-dependent reset information

\section*{Instruction Complete Debug Event (ICMP)}

Set to 1 if an Instruction Completion debug event occurred and \(D B C R 0_{\text {ICMP }}=1\). See Section 8.4.5.
37 Branch Taken Debug Event (BRT)
Set to 1 if a Branch Taken debug event occurred and \(\mathrm{DBCRO}_{\mathrm{BRT}}=1\). See Section 8.4.4.

53:56 Implementation-dependent
57 Critical Interrupt Taken Debug Event (CIRPT) [Category: Embedded.Enhanced Debug]
A Critical Interrupt Taken Debug Event occurs when DBCR0 \(_{\text {CIRPT }}=1\) and a critical interrupt (any interrupt that uses the critical class, i.e. uses CSRR0 and CSRR1) occurs.

0 Critical interrupt taken debug events are disabled.
1 Critical interrupt taken debug events are enabled.

Critical Interrupt Return Debug Event (CRET) [Category: Embedded.Enhanced Debug]
A Critical Interrupt Return Debug Event occurs when \(\mathrm{DBCRO}_{\text {CRET }}=1\) and a return from critical interrupt (an rfci instruction is executed) occurs.
0 Critical interrupt return debug events are disabled.
1 Critical interrupt return debug events are enabled.

59:63 Implementation-dependent

\subsection*{8.5.3 Instruction Address Compare Registers}

The Instruction Address Compare Register 1, 2, 3, and 4 (IAC1, IAC2, IAC3, and IAC4 respectively) are each 64 -bits, with bit 63 being reserved.

A debug event may be enabled to occur upon an attempt to execute an instruction from an address specified in either IAC1, IAC2, IAC3, or IAC4, inside or outside a range specified by IAC1 and IAC2 or, inside or outside a range specified by IAC3 and IAC4, or to blocks of addresses specified by the combination of the IAC1 and IAC2, or to blocks of addresses specified by the combination of the IAC3 and IAC4. Since all instruction addresses are required to be word-aligned, the two low-order bits of the Instruction Address Compare Registers are reserved and do not participate in the comparison to the instruction address (see Section 8.4.1 on page 607).
The contents of the Instruction Address Compare \(i\) Register (where \(i=\{1,2,3\), or 4\(\}\) ) can be read into register RT using mfspr RT,IACi. The contents of register RS can be written to the Instruction Address Compare \(i\) Register using mtspr IACi,RS.

\subsection*{8.5.4 Data Address Compare Registers}

The Data Address Compare Register 1 and 2 (DAC1 and DAC2 respectively) are each 64-bits.

A debug event may be enabled to occur upon loads, stores, or cache operations to an address specified in either the DAC1 or DAC2, inside or outside a range specified by the DAC1 and DAC2, or to blocks of addresses specified by the combination of the DAC1 and DAC1 (see Section 8.4.2).

The contents of the Data Address Compare \(i\) Register (where \(i=\{1\) or 2\(\}\) ) can be read into register RT using mfspr RT,DACi. The contents of register RS can be written to the Data Address Compare \(i\) Register using mtspr DACi,RS.

The contents of the DAC1 or DAC2 are compared to the address generated by a data storage access instruction.

\subsection*{8.5.5 Data Value Compare Regis-}

\section*{ters}

The Data Value Compare Register 1 and 2 (DVC1 and DVC2 respectively) are each 64-bits.

A DAC1R, DAC1W, DAC2R, or DAC2W debug event may be enabled to occur upon loads or stores of a specific data value specified in either or both of the DVC1 and DVC2. DBCR2 \({ }_{\text {DVC1M }}\) and DBCR2 \({ }_{\text {DVC1BE }}\) control how the contents of the DVC1 is compared with the value and DBCR2 \({ }_{\text {DVC2M }}\) and DBCR2 \(2_{\text {DVC2BE }}\) control how the contents of the DVC2 is compared with the value (see Section 8.4.2 and Section 8.5.1.3).

The contents of the Data Value Compare \(i\) Register (where \(i=\{1\) or 2\(\}\) ) can be read into register RT using mfspr RT,DVCi. The contents of register RS can be written to the Data Value Compare \(i\) Register using mtspr DVCi,RS.

\subsection*{8.6 Debugger Notify Halt Instruction [Category: Embedded.Enhanced Debug]}

The \(\boldsymbol{d} \boldsymbol{n h}\) instruction provides the means for the transfer of information between the processor and an imple-mentation-dependent external debug facility. dnh also causes the processor to stop fetching and executing instructions.

Debugger Notify Halt
XFX-form
dnh DUI,DUIS

```

if enabled by implementation-dependent means
then
implementation-dependent register }\leftarrow\mathrm{ dui
halt processor
else
illegal instruction exception

```

Execution of the dnh instruction causes the processor to stop fetching instructions and taking interrupts if execution of the instruction has been enabled. The contents of the DUI field are sent to the external debug facility to identify the reason for the halt.

If execution of the dnh instruction has not been previously enabled, executing the dnh instruction produces an Illegal Instruction exception. The means by which execution of the dnh instruction is enabled is imple-mentation-dependent.

The current state of the processor debug facility, whether the processor is in IDM or EDM mode has no effect on the execution of the dnh instruction.

The instruction is context synchronizing.

\section*{Programming Note}

The DUIS field in the instruction may be used to pass information to an external debug facility. After the dnh instruction has executed, the instruction itself can be read back by the Illegal Instruction Interrupt handler or the external debug facility if the contents of the DUIS field are of interest. If the processor entered the Illegal Instruction Interrupt handler, software can use SRR0 to obtain the address of the dnh instruction which caused the handler to be invoked. If the dnh instruction has been executed and the processor has stopped fetching instructions, the external debug facility can issue a mfspr NIA to obtain the address of the dnh instruction that was executed.

\section*{Special Registers Altered:}

None

\title{
Chapter 9. Processor Control [Category: Embedded.Processor Control]
}
9.1 Overview. ..... 621
9.2 Programming Model ..... 621
9.2.1 Processor Message Handling and Filtering ..... 621
9.2.1.1 Doorbell Message Filtering ..... 622

\subsection*{9.2.1.2 Doorbell Critical Message Filtering 622}
9.3 Processor Control Instructions . . . 623

\subsection*{9.1 Overview}

The Processor Control facility provides a mechanism for processors within a coherence domain to send messages to all devices in the coherence domain. The facility provides a mechanism for sending interrupts that are not dependent on the interrupt controller to processors and allows message filtering by the processors that receive the message.

The Processor Control facility is also useful for sending messages to a device that provides specialized services such as secure boot operations controlled by a security device.
The Processor Control facility defines how processors send messages and what actions processors take on the receipt of a message. The actions taken by devices other than processors are not defined.

\subsection*{9.2 Programming Model}

Processors initiate a message by executing the msgsnd instruction and specifying a message type and message payload in a general purpose register. Sending a message causes the message to be sent to all the devices, including the sending processor, in the coherence domain in a reliable manner.

Each device receives all messages that are sent. The actions that a device takes are dependent on the message type and payload. There are no restrictions on what messages a processor can send.
To provide inter processor interrupt capability two message types are defined, Processor Doorbell and Processor Doorbell Critical. A Processor Doorbell [Critical] message causes an interrupt to occur on processors
when the message is received and the processor determines through examination of the payload that the message should be accepted. The examination of the payload for this purpose is termed filtering. The acceptance of a Processor Doorbell [Critical] message causes an exception to be generated on the accepting processor.
Processors accept and filter messages defined in Section 9.2.1. Processors may also accept other imple-mentation-dependent defined messages.

\subsection*{9.2.1 Processor Message Handling and Filtering}

Processors filter, accept, and handle message types defined as follows. The message type is specified in the message and is determined by the contents of register \(\mathrm{RB}_{32: 36}\) used as the operand in the msgsnd instruction. The message type is interpreted as follows:

Value
0 Doorbell Interrupt (DBELL)
A Processor Doorbell exception is generated on the processor when the processor has filtered the message based on the payload and has determined that it should accept the message. A Processor Doorbell Interrupt occurs when no higher priority exception exists, a Processor Doorbell exception exists, and \(M_{\text {EE }}=1\).
1 Doorbell Critical Interrupt (DBELL_CRIT)
A Processor Doorbell Critical exception is generated on the processor when the processor has filtered the message based on the payload and has determined that it should accept the message. A Processor Doorbell

Critical Interrupt occurs when no higher priority exception exists, a Processor Doorbell Critical exception exists, and \(\mathrm{MSR}_{\mathrm{CE}}=1\).
Message types other than these and their associated actions are implementation-dependent.

\subsection*{9.2.1.1 Doorbell Message Filtering}

A processor receiving a DBELL message type will filter the message and either ignore the message or accept the message and generate a Processor Doorbell exception based on the payload and the state of the processor at the time the message is received.

The payload is specified in the message and is determined by the contents of register \(\mathrm{RB}_{37: 63}\) used as the operand in the msgsnd instruction. The payload bits are defined below.

\section*{Bit Description}

37 Broadcast (BRDCAST)
The message is accepted by all processors regardless of the value of the PIR register and the value of PIRTAG.
0 If the value of PIR and PIRTAG are equal a Processor Doorbell exception is generated.
1 A Processor Doorbell exception is generated regardless of the value of PIRTAG and PIR.

\section*{38:41 Reserved}

50:63 PIR Tag (PIRTAG)
The contents of this field are compared with bits 50:63 of the PIR register.
If a DBELL message is received by a processor and either payload BRDCAST \(=1\) or PIR \(_{50: 63}=\) payload \(_{\text {PIRTAG }}\) then a Processor Doorbell exception is generated. The exception condition remains until a Processor Doorbell Interrupt is taken, or a msgclr instruction is executed on the receiving processor with a message type of DBELL. A change to any of the filtering criteria (i.e. changing the PIR register) will not clear a pending Processor Doorbell exception.

DBELL messages are not cumulative. That is, if a DBELL message is accepted and the interrupt is pended because \(M S R_{E E}=0\), further DBELL messages that would be accepted are ignored until the Processor Doorbell exception is cleared by taking the interrupt or cleared by executing a msgclr with a message type of DBELL on the receiving processor.

The temporal relationship between when a DBELL message is sent and when it is received in a given processor is not defined.

\subsection*{9.2.1.2 Doorbell Critical Message Filtering}

A processor receiving a DBELL_CRIT message type will filter the message and either ignore the message or accept the message and generate a Processor Doorbell Critical exception based on the payload and the state of the processor at the time the message is received.

The payload is specified in the message and is determined by the contents of register \(\mathrm{RB}_{37: 63}\) used as the operand in the msgsnd instruction. The payload bits are defined below.

\section*{Bit Description}

37 Broadcast (BRDCAST)
The message is accepted by all processors regardless of the value of the PIR register and the value of PIRTAG.
0 If the value of PIR and PIRTAG are equal a Processor Doorbell Critical exception is generated.
1 A Processor Doorbell Critical exception is generated regardless of the value of PIRTAG and PIR.
38:41 Reserved
50:63 PIR Tag (PIRTAG)
The contents of this field are compared with bits \(50: 63\) of the PIR register.

If a DBELL_CRIT message is received by a processor and either payload \({ }_{\text {BRDCAST }}=1\) or PIR \(_{50: 63}=\) payload PIRTAG then a Processor Doorbell Critical exception is generated. The exception condition remains until a Processor Doorbell Critical Interrupt is taken, or a msgclr instruction is executed on the receiving processor with a message type of DBELL_CRIT. A change to any of the filtering criteria (i.e. changing the PIR register) will not clear a pending Processor Doorbell Critical exception.

DBELL_CRIT messages are not cumulative. That is, if a DBELL_CRIT message is accepted and the interrupt is pended because \(\mathrm{MSR}_{\mathrm{CE}}=0\), further DBELL_CRIT messages that would be accepted are ignored until the Processor Doorbell Critical exception is cleared by taking the interrupt or cleared by executing a msgc/r with a message type of DBELL_CRIT on the receiving processor.
The temporal relationship between when a DBELL_CRIT message is sent and when it is received in a given processor is not defined.

\subsection*{9.3 Processor Control Instructions}
msgsnd and msgclr instructions are provided for sending and clearing messages to processors and other devices in the coherence domain. These instructions are privileged.

In the instruction descriptions the statement "this instructions is treated as a Store" means that the instruction is treated as a Store with respect to the storage access ordering mechanism caused by memory barriers in Section 1.7.1 of Book II.
Message Send
msgsnd \(\quad\) RB
\begin{tabular}{|c|c|c|c|c|c|}
\hline 31 & I/I & & X-form \\
\hline 0
\end{tabular}
```

msgtype \leftarrow GPR (RB) 32:36
payload \leftarrow GPR (RB) 37:63
send_msg_to_choherence_domain(msgtype, payload)

```
\(\boldsymbol{m s g} \boldsymbol{s} \boldsymbol{n d}\) sends a message to all devices in the coherence domain. The message contains a type and a payload. The message type (msgtype) is defined by the contents of \(\mathrm{RB}_{32: 36}\) and the message payload is defined by the contents of \(\mathrm{RB}_{37: 63}\). Message delivery is reliable and guaranteed. Each device may perform specific actions based on the message type and payload or may ignore messages. Consult the implementation user's manual for specific actions taken based on message type and payload.
For processors, actions taken on receipt of a message are defined in Section 9.2.1.

For storage access ordering, msgsnd is treated as a Store with respect to memory barriers.

This instruction is privileged.

\section*{Special Registers Altered:}

None
Message Clear X-form
msgclr RB
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & \multicolumn{1}{|c|}{\(/ / /\)} & & RB & & 238 & \(/ 31\) \\
0 & & & & & & \\
\hline
\end{tabular}

\section*{msgtype \(\leftarrow\) GPR(RB) 32:36}
clear_received_message (msgtype)
msgclr clears a message of msgtype previously accepted by the processor executing the msgclr. msgtype is defined by the contents of \(\mathrm{RB}_{32: 36}\). A message is said to be cleared when a pending exception generated by an accepted message has not yet taken its associated interrupt.

If a pending exception exists for msgtype that exception is cleared at the completion of the msgclr instruction.

For processors, the types of messages that can be cleared are defined in Section 9.2.1.

This instruction is privileged.
Special Registers Altered:
None

\section*{Programming Note}

Execution of a msgclr instruction that clears a pending exception when the associated interrupt is masked because the interrupt enable ( \(\mathrm{MSR}_{\mathrm{EE}}\) or \(\mathrm{MSR}_{\mathrm{CE}}\) ) is not set to 1 will always clear the pending exception (and thus the interrupt will not occur) if a subsequent instruction causes MSR \(_{\text {EE }}\) or MSR CE to be set to 1 .

\title{
Chapter 10. Synchronization Requirements for Context Alterations
}

Changing the contents of certain System Registers, the contents of TLB entries, or the contents of other system resources that control the context in which a program executes can have the side effect of altering the context in which data addresses and instruction addresses are interpreted, and in which instructions are executed and data accesses are performed. For example, changing certain bits in the MSR has the side effect of changing how instruction addresses are calculated. These side effects need not occur in program order, and therefore may require explicit synchronization by software. (Program order is defined in Book II.)
An instruction that alters the context in which data addresses or instruction addresses are interpreted, or in which instructions are executed or data accesses are performed, is called a context-altering instruction. This chapter covers all the context-altering instructions. The software synchronization required for them is shown in Table 5 (for data access) and Table 4 (for instruction fetch and execution).
The notation "CSI" in the tables means any context synchronizing instruction (e.g., sc, isync, rfi, rfci, rfmci, or rfdi [Category: Embedded. Enhanced Debug]). A context synchronizing interrupt (i.e., any interrupt except non-recoverable System Reset or non-recoverable Machine Check) can be used instead of a context synchronizing instruction. If it is, phrases like "the synchronizing instruction", below, should be interpreted as meaning the instruction at which the interrupt occurs. If no software synchronization is required before (after) a context-altering instruction, "the synchronizing instruction before (after) the context-altering instruction" should be interpreted as meaning the context-altering instruction itself.

The synchronizing instruction before the context-altering instruction ensures that all instructions up to and including that synchronizing instruction are fetched and executed in the context that existed before the alteration. The synchronizing instruction after the contextaltering instruction ensures that all instructions after that synchronizing instruction are fetched and executed in the context established by the alteration. Instructions after the first synchronizing instruction, up to and including the second synchronizing instruction, may be fetched or executed in either context.

If a sequence of instructions contains context-altering instructions and contains no instructions that are affected by any of the context alterations, no software synchronization is required within the sequence.

\section*{Programming Note}

Sometimes advantage can be taken of the fact that certain events, such as interrupts, and certain instructions that occur naturally in the program, such as an rfi, rfci, rfmci, or rfdi [Category:Embeddd.Enhanced Debug] that returns from an interrupt handler, provide the required synchronization.

No software synchronization is required before or after a context-altering instruction that is also context synchronizing (e.g., rfi, etc.) or when altering the MSR in most cases (see the tables). No software synchronization is required before most of the other alterations shown in Table 4, because all instructions preceding the context-altering instruction are fetched and decoded before the context-altering instruction is executed (the processor must determine whether any of these preceding instructions are context synchronizing).
Unless otherwise stated, the material in this chapter assumes a uniprocessor environment.
\begin{tabular}{|c|c|c|c|}
\hline Instruction or Event & Required Before & Required After & Notes \\
\hline interrupt & none & none & \\
\hline rfi & none & none & \\
\hline rfci & none & none & \\
\hline rfmci & none & none & \\
\hline rfdi[Category:E.ED] & none & none & \\
\hline sc & none & none & \\
\hline \(\boldsymbol{m t m s r}\) (CM) & none & none & \\
\hline \(\boldsymbol{m t m s r}\) (ICM) & none & CSI & \\
\hline \(\boldsymbol{m t m s r}\) (UCLE) & none & none & \\
\hline \(\boldsymbol{m t m s r}\) (SPV) & none & none & \\
\hline \(\boldsymbol{m t m s r}\) (WE) & -- & -- & 4 \\
\hline \(\boldsymbol{m t m s r}\) (CE) & none & none & 5 \\
\hline \(\boldsymbol{m t m s r}\) (EE) & none & none & 5 \\
\hline \(\boldsymbol{m t m s r}\) (PR) & none & CSI & \\
\hline \(\boldsymbol{m t m s r}\) (FP) & none & CSI & \\
\hline \(\boldsymbol{m t m s r}\) (DE) & none & CSI & \\
\hline \(\boldsymbol{m t m s r}\) (ME) & none & CSI & 3 \\
\hline \(\boldsymbol{m t m s r}\) (FE0) & none & CSI & \\
\hline \(\boldsymbol{m t m s r}\) (FE1) & none & CSI & \\
\hline mtmsr (IS) & none & CSI & 2 \\
\hline mtspr (DEC) & none & none & 8 \\
\hline \(\boldsymbol{m t s p r}\) (PID) & none & CSI & 2 \\
\hline \(\boldsymbol{m t s p r}\) (IVPR) & none & none & \\
\hline \(\boldsymbol{m t s p r}\) (DBSR) & -- & -- & 6 \\
\hline \begin{tabular}{l}
mtspr \\
(DBCR0,DBCR1)
\end{tabular} & -- & -- & 6 \\
\hline ```
mtspr
    (IAC1,IAC2,IAC3,
    IAC4)
``` & -- & -- & 6 \\
\hline \(\boldsymbol{m t s p r}\) (IVORi) & none & none & \\
\hline \(\boldsymbol{m t s p r}\) (TSR) & none & none & 8 \\
\hline \(\boldsymbol{m t s p r}\) (TCR) & none & none & 8 \\
\hline tlbivax & none & CSI, or CSI and sync & 1,7 \\
\hline tlbwe & none & CSI, or CSI and sync & 1,7 \\
\hline wrtee & none & none & 5 \\
\hline wrteei & none & none & 5 \\
\hline
\end{tabular}

Table 4: Synchronization requirements for instruction fetch and/or execution
\begin{tabular}{|c|c|c|c|}
\hline Instruction or Event & Required Before & Required After & Notes \\
\hline interrupt & none & none & \\
\hline rfi & none & none & \\
\hline rfci & none & none & \\
\hline rfmci & none & none & \\
\hline rfdi[Category:E.ED] & none & none & \\
\hline sc & none & none & \\
\hline \(\boldsymbol{m t m s r}\) (CM) & none & CSI & \\
\hline \(\boldsymbol{m t m s r}\) (ICM) & none & none & \\
\hline \(\boldsymbol{m t m s r}\) (PR) & none & CSI & \\
\hline \(\boldsymbol{m t m s r}\) (ME) & none & CSI & 3 \\
\hline \(\boldsymbol{m t m s r}\) (DS) & none & CSI & \\
\hline \(\boldsymbol{m t s p r}\) (PID) & CSI & CSI & \\
\hline \(\boldsymbol{m t s p r}\) (DBSR) & -- & -- & 6 \\
\hline mtspr (DBCR0,DBCR2) & --- & --- & 6 \\
\hline mtspr (DAC1,DAC2, DVC1,DVC2) & -- & -- & 6 \\
\hline tlbivax & CSI & CSI, or CSI and sync & 1,7 \\
\hline tlbwe & CSI & CSI, or CSI and sync & 1,7 \\
\hline
\end{tabular}

Table 5: Synchronization requirements for data access

\section*{Notes:}
1. There are additional software synchronization requirements for this instruction in multiprocessor environments (e.g., it may be necessary to invalidate one or more TLB entries on all processors in the multiprocessor system and to be able to determine that the invalidations have completed and that all side effects of the invalidations have taken effect); it is also necessary to execute a tlbsync instruction.
2. The alteration must not cause an implicit branch in real address space. Thus the real address of the context-altering instruction and of each subsequent instruction, up to and including the next context synchronizing instruction, must be independent of whether the alteration has taken effect.
3. A context synchronizing instruction is required after altering \(\mathrm{MSR}_{\mathrm{ME}}\) to ensure that the alteration takes effect for subsequent Machine Check interrupts, which may not be recoverable and therefore may not be context synchronizing.
4. Synchronization requirements for changing the Wait State Enable are implementation-dependent,.
5. The effect of changing \(M S R_{E E}\) or \(M S R_{C E}\) is immediate.

If an mtmsr, wrtee, or wrteei instruction sets \(\mathrm{MSR}_{\mathrm{EE}}\) to ' 0 ', an External Input, DEC or FIT interrupt does not occur after the instruction is executed.

If an mtmsr, wrtee, or wrteei instruction changes \(\mathrm{MSR}_{\text {EE }}\) from ' 0 ' to ' 1 ' when an External Input, Decrementer, Fixed-Interval Timer, or higher priority enabled exception exists, the corresponding interrupt occurs immediately after the mtmsr, wrtee, or wrteei is executed, and before the next instruction is executed in the program that set \(M S R_{E E}\) to ' 1 '.
If an mtmsr instruction sets \(\mathrm{MSR}_{\text {CE }}\) to ' 0 ', a Critical Input or Watchdog Timer interrupt does not occur after the instruction is executed.

If an \(\boldsymbol{m t m s r}\) instruction changes \(\mathrm{MSR}_{\text {CE }}\) from ' 0 ' to ' 1 ' when a Critical Input, Watchdog Timer or higher priority enabled exception exists, the corresponding interrupt occurs immediately after the mtmsr is executed, and before the next instruction is executed in the program that set \(\mathrm{MSR}_{\mathrm{CE}}\) to ' 1 '.
6. Synchronization requirements for changing any of the Debug Facility Registers are implementationdependent.
7. For data accesses, the context synchronizing instruction before the tlbwe or tlbivax instruction ensures that all storage accesses due to preceding instructions have completed to a point at which they have reported all exceptions they will cause.

The context synchronizing instruction after the tlbwe or tlbivax ensures that subsequent storage accesses (data and instruction) will use the updated value in the TLB entry(s) being affected. It does not ensure that all storage accesses previously translated by the TLB entry(s) being updated have completed with respect to storage; if these completions must be ensured, the tlbwe or tlbivax must be followed by an sync instruction as well as by a context synchronizing instruction.

\section*{Programming Note}

The following sequence illustrates why it is necessary, for data accesses, to ensure that all storage accesses due to instructions before the tlbwe or tlbivax have completed to a point at which they have reported all exceptions they will cause. Assume that valid TLB entries exist for the target storage location when the sequence starts.
- A program issues a load or store to a page.
- The same program executes a tlbwe or tlbivax that invalidates the corresponding TLB entry.
- The Load or Store instruction finally executes, and gets a TLB Miss exception.
- The TLB Miss exception is semantically incorrect. In order to prevent it, a context synchronizing instruction must be executed between steps 1 and 2 .
8. The elapsed time between the Decrementer reaching zero, or the transition of the selected Time Base bit for the Fixed-Interval Timer or the Watchdog Timer, and the signalling of the Decrementer, Fixed-Interval Timer or the Watchdog Timer exception is not defined.

\section*{Appendix A. Implementation-Dependent Instructions}

This appendix documents architectural resources that are allocated for specific implementation-sensitive functions which have scope-limited utility. Implementations
may exercise reasonable flexibility in implementing these functions, but that flexibility should be limited to that allowed in this appendix.

\section*{A. 1 Embedded Cache Initialization [Category: Embedded.Cache Initialization]}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Data & he In & alid & & & \\
\hline dci & CT & & & & \\
\hline 31 & \begin{tabular}{l|l}
1 & CT \\
6 & 7 \\
\hline
\end{tabular} & \(1{ }^{\text {I/I }}\) & 16 & 21454 & \begin{tabular}{|c}
1 \\
31
\end{tabular} \\
\hline
\end{tabular}

If CT is not supported by the implementation, this instruction designates the primary data cache as the target data cache.

If CT is supported by the implementation, let CT designate either the primary data cache or another level of the data cache hierarchy, as specified in Book II Section 3.2, as the target data cache.

The contents of the target data cache of the processor executing the dci instruction are invalidated.

Software must place a sync instruction before the dci to guarantee all previous data storage accesses complete before the dci is performed.

Software must place a sync instruction after the dci to guarantee that the dci completes before any subsequent data storage accesses are performed.

This instruction is privileged.
Special Registers Altered:
None
Extended Mnemonics:
Extended mnemonic for Data Cache Invalidate
\begin{tabular}{ll} 
Extended: & Equivalent to: \\
dccci & dci 0
\end{tabular}


If CT is not supported by the implementation, this instruction designates the primary instruction cache as the target instruction cache.

If CT is supported by the implementation, let CT designate either the primary instruction cache or another level of the instruction cache hierarchy, as specified in Book II Section 3.2, as the target instruction cache.

The contents of the target instruction cache of the processor executing the ici instruction are invalidated.

Software must place a sync instruction before the icito guarantee all previous instruction storage accesses complete before the ici is performed.

Software must place an isync instruction after the ici to invalidate any instructions that may have already been fetched from the previous contents of the instruction cache after the isync.

This instruction is privileged.
Special Registers Altered:
None
Extended Mnemonics:
Extended mnemonic for Instruction Cache Invalidate
\begin{tabular}{ll} 
Extended: & Equivalent to: \\
iccci & ici 0
\end{tabular}

\section*{A. 2 Embedded Cache Debug Facility [Category: Embedded.Cache Debug]}

\section*{A.2.1 Embedded Cache Debug Registers}

\section*{A.2.1.1 Data Cache Debug Tag Register High}

The Data Cache Debug Tag Register High (DCDBTRH) is a 32-bit Special Purpose Register (SPRN=0x39D). Data Cache Debug Tag Register High is read using mfspr and is set by dcread.


Figure 25. Data Cache Debug Tag Register High

\section*{Programming Note}

An example implementation of DCDBTRH could have the following content and format.

Bit(s) Description
32:55 Tag Real Address (TRA)
Bits 0:23 of the lower 32 bits of the 36 -bit real address associated with this cache block
\(56 \quad\) Valid (V)
The valid indicator for the cache block (1 indicates valid)
57:59 Reserved
60:63 Tag Extended Real Address (TERA)
Upper 4 bits of the 36 -bit real address associated with this cache block

Implementations may support different content and format based on their cache implementation.

\section*{A.2.1.2 Data Cache Debug Tag Register Low}

The Data Cache Debug Tag Register Low (DCDBTRL) is a 32-bit Special Purpose Register (SPRN=0x39C). Data Cache Debug Tag Register Low is read using \(\boldsymbol{m f s p r}\) and is set by dcread.


Figure 26. Data Cache Debug Tag Register Low

\section*{Programming Note}

An example implementation of DCDBTRL could have the following content and format.

\section*{Bit(s) Description}

32:44 Reserved (TRA)
\(45 \quad\) U bit parity (UPAR)
46:47 Tag parity (TPAR)
48:51 Data parity (DPAR)
52:55 Modified (dirty) parity (MPAR)
56:59 Dirty Indicators (D)
The "dirty" (modified) indicators for each of the four doublewords in the cache block
60 U0 Storage Attribute (U0)
The U0 storage attribute for the page associated with this cache block
\(61 \quad\) U1 Storage Attribute (U1)
The U1 storage attribute for the page associated with this cache block

62 U2 Storage Attribute (U2)
The U2 storage attribute for the page associated with this cache block
\(63 \quad\) U3 Storage Attribute (U3)
The U3 storage attribute for the page associated with this cache block

Implementations may support different content and format based on their cache implementation.

\section*{A.2.1.3 Instruction Cache Debug Data Register}

The Instruction Cache Debug Data Register (ICDBDR) is a read-only 32-bit Special Purpose Register (SPRN=0x3D3). Instruction Cache Debug Data Register can be read using \(\boldsymbol{m f s p r}\) and is set by icread.
\begin{tabular}{|c|}
\hline \multicolumn{2}{|c|}{ ICDBDR } \\
32
\end{tabular}

Figure 27. Instruction Cache Debug Data Register

\section*{A.2.1.4 Instruction Cache Debug Tag Register High}

The Instruction Cache Debug Tag Register High (ICDBTRH) is a 32-bit Special Purpose Register (SPRN=0×39F). Instruction Cache Debug Tag Register High is read using \(\boldsymbol{m f s p r}\) and is set by icread.


Figure 28. Instruction Cache Debug Tag Register High

\section*{Programming Note}

An example implementation of ICDBTRH could have the following content and format.
\begin{tabular}{ll} 
Bit(s) & Description \\
32:55 & \begin{tabular}{l} 
Tag Effective Address (TEA) \\
Bits 0:23 of the 32-bit effective address \\
associated with this cache block
\end{tabular} \\
56 & \begin{tabular}{l} 
Valid (V) \\
The valid indicator for the cache block (1 \\
indicates valid)
\end{tabular} \\
\(57: 58\) & Tag parity (TPAR) \\
59 & Instruction Data parity (DPAR) \\
\(60: 63\) & Reserved \\
Implementations may support different content and \\
format based on their cache implementation.
\end{tabular}

\section*{A.2.2 Embedded Cache Debug Instructions}
 tents of register RA, or 0 if RA is equal to 0 , and the contents of register RB.

Let \(\mathrm{C}=\log _{2}\) (cache size in bytes).
Let \(B=\log _{2}\) (cache block size in bytes).
\(E A_{64-C: 63-B}\) selects one of the \(2^{C-B}\) data cache blocks.
\(E A_{64-B: 61}\) selects one of the data words in the selected data cache block.

The selected word in the selected data cache block is placed into register RT.

The contents of the data cache directory entry associated with the selected data cache block are placed into DCDBTRH and DCDBTRL (see Figure 25 and Figure 26).
dcread requires software to guarantee execution synchronization before subsequent \(\boldsymbol{m f s p r}\) instructions can read the results of the dcread instruction into GPRs. In order to guarantee that the mfspr instructions obtain the results of the dcread instruction, a sequence such as the following must be used:
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{5}{|l|}{Instruction Cache Read} & X-form \\
\hline icread & & & & & \\
\hline \[
31
\] & \[
{ }_{6} \quad \text { III }
\] & \[
{ }_{11} \mathrm{RA}
\] & \({ }_{16} \mathrm{RB}\) & \[
2998
\] & \begin{tabular}{|l|}
\hline \\
31
\end{tabular} \\
\hline \multicolumn{6}{|l|}{\multirow[t]{2}{*}{}} \\
\hline & & & & \multicolumn{2}{|c|}{else \(\quad b \leftarrow(R A)\)} \\
\hline \multicolumn{6}{|l|}{\(\mathrm{EA} \leftarrow \mathrm{b}+(\mathrm{RB})\)} \\
\hline \multicolumn{6}{|l|}{\(\mathrm{C} \leftarrow \log _{2}\) (cache size)} \\
\hline \multicolumn{6}{|l|}{\(\mathrm{B} \leftarrow \log _{2}\) (cache block size)} \\
\hline \multicolumn{6}{|l|}{IDX \(\leftarrow E A_{64-C: 63-B}\)} \\
\hline \multicolumn{6}{|l|}{\(W D \leftarrow E A_{64-B: 61}\)} \\
\hline \multicolumn{6}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l}
ICDBDR \(\leftarrow\) (instruction cache data) \([\text { IDX }]_{\text {WD } \times 32: W D \times 32+31}\) \\
ICDBTRH \(\leftarrow\) (instruction cache tag high) [IDX]
\end{tabular}}} \\
\hline & & & & & \\
\hline \multicolumn{6}{|l|}{ICDBTRL \(\leftarrow\) (instruction cache tag low) [IDX]} \\
\hline
\end{tabular}

\section*{Programming Note}
icread can be used by a debug tool to determine the contents of the instruction cache, without knowing the specific addresses of the blocks which are currently contained within the cache.

Let the effective address (EA) be the sum of the contents of register RA, or 0 if RA is equal to 0 , and the contents of register RB.

Let \(C=\log _{2}\) (cache size in bytes).
Let \(B=\log _{2}\) (cache block size in bytes).
\(E A_{64-C: 63-B}\) selects one of the \(2^{C-B}\) instruction cache blocks.
\(\mathrm{EA}_{64-\mathrm{B}: 61}\) selects one of the data words in the selected instruction cache block.

The selected word in the selected instruction cache block is placed into ICDBDR.
The contents of the instruction cache directory entry associated with the selected cache block are placed into ICDBTRH and ICDBTRL (see Figure 28 and Figure 29).
icread requires software to guarantee execution syn-
chronization before subsequent \(\boldsymbol{m f s p r}\) instructions can
read the results of the icread instruction into GPRs. In
order to guarantee that the mfspr instructions obtain
the results of the icread instruction, a sequence such
as the following must be used:
icread requires software to guarantee execution syn-
chronization before subsequent \(\boldsymbol{m f s p r}\) instructions can
read the results of the icread instruction into GPRs. In
order to guarantee that the mfspr instructions obtain
the results of the icread instruction, a sequence such
as the following must be used:
icread requires software to guarantee execution syn-
chronization before subsequent \(\boldsymbol{m f s p r}\) instructions can
read the results of the icread instruction into GPRs. In
order to guarantee that the mfspr instructions obtain
the results of the icread instruction, a sequence such
as the following must be used:
icread requires software to guarantee execution syn-
chronization before subsequent \(\boldsymbol{m f s p r}\) instructions can
read the results of the icread instruction into GPRs. In
order to guarantee that the mfspr instructions obtain
the results of the icread instruction, a sequence such
as the following must be used:
icread requires software to guarantee execution syn-
chronization before subsequent \(\boldsymbol{m f s p r}\) instructions can
read the results of the icread instruction into GPRs. In
order to guarantee that the mfspr instructions obtain
the results of the icread instruction, a sequence such
as the following must be used:
icread requires software to guarantee execution syn-
chronization before subsequent \(\boldsymbol{m f s p r}\) instructions can
read the results of the icread instruction into GPRs. In
order to guarantee that the mfspr instructions obtain
the results of the icread instruction, a sequence such
as the following must be used:
\begin{tabular}{ll} 
icread regA, regB & \# read cache information \\
isync & \\
& \begin{tabular}{l} 
\# ensure icread completes \\
\# before attempting to \\
\# read results
\end{tabular} \\
mficdbdr regC & \begin{tabular}{l} 
\# move instruction \\
\# information into GPR C
\end{tabular} \\
mficdbtrh regD & \begin{tabular}{l} 
\# move high portion of \\
\# tag into GPR D
\end{tabular} \\
mficdbtrl regE & \begin{tabular}{l} 
\# move low portion of tag \\
\# into GPR E
\end{tabular}
\end{tabular}

This instruction is privileged.

\section*{Special Registers Altered:}

ICDBDR ICDBTRH ICDBTRL
```

if RA = 0 then b }\leftarrow
b}\leftarrow(RA
C
B}\leftarrow\mp@subsup{\operatorname{log}}{2}{}\mathrm{ (cache block size)
IDX}\leftarrowE\mp@subsup{\textrm{EA}}{64-C:63-B}{
WD }\leftarrowE\mp@subsup{EA}{64-B:61}{
ICDBDR\leftarrow (instruction cache data)[IDX] WD * 32:WD\times32+31
ICDBTRH}\leftarrow (instruction cache tag high)[IDX]
ICDBTRL\leftarrow (instruction cache tag low)[IDX]

```

\title{
Appendix B. Assembler Extended Mnemonics
}

In order to make assembler language programs simpler to write and easier to understand, a set of extended mnemonics and symbols is provided for certain instructions. This appendix defines extended mnemonics and symbols related to instructions defined in Book III.
Assemblers should provide the extended mnemonics and symbols listed here, and may provide others.

\section*{B. 1 Move To/From Special Purpose Register Mnemonics}

This section defines extended mnemonics for the mtspr and mfspr instructions, including the Special Purpose Registers (SPRs) defined in Book I and certain privileged SPRs, and for the Move From Time Base instruction defined in Book II.
The \(\boldsymbol{m} \boldsymbol{t s p r}\) and \(\boldsymbol{m} \boldsymbol{f} \boldsymbol{s} \boldsymbol{p r}\) instructions specify an SPR as a numeric operand; extended mnemonics are provided that represent the SPR in the mnemonic rather than requiring it to be coded as an operand. Similar extended mnemonics are provided for the Move From

Time Base instruction, which specifies the portion of the Time Base as a numeric operand.

Note: mftb serves as both a basic and an extended mnemonic. The Assembler will recognize an mftb mnemonic with two operands as the basic form, and an mftb mnemonic with one operand as the extended form. In the extended form the TBR operand is omitted and assumed to be 268 (the value that corresponds to TB).

Table 6: Extended mnemonics for moving to/from an SPR
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Special Purpose Register} & \multicolumn{2}{|c|}{Move To SPR} & \multicolumn{2}{|c|}{Move From SPR} \\
\hline & Extended & Equivalent to & Extended & Equivalent to \\
\hline Fixed-Point Exception Register & mtxer Rx & mtspr 1,Rx & mfxer Rx & mfspr Rx, 1 \\
\hline Link Register & mtlr Rx & mtspr 8,Rx & mflr Rx & mfspr Rx, 8 \\
\hline Count Register & mtctr Rx & mtspr 9,Rx & \(m f c t r\) Rx & mfspr Rx, 9 \\
\hline Decrementer & mtdec Rx & mtspr 22,Rx & mfdec Rx & mfspr Rx, 22 \\
\hline Save/Restore Register 0 & mtsrr0 Rx & mtspr 26,Rx & mfsrr0 Rx & mfspr Rx,26 \\
\hline Save/Restore Register 1 & mtsrr1 Rx & mtspr 27,Rx & mfsrr1 Rx & mfspr Rx,27 \\
\hline Special Purpose Registers G0 through G3 & mtsprg \(\mathrm{n}, \mathrm{Rx}\) & mtspr 272+n, Rx & mfsprg Rx, n & mfspr Rx,272+n \\
\hline Time Base [Lower] & \(m \mathrm{ttbl}\) Rx & mtspr 284,Rx & mftb Rx & mfspr Rx,268 \\
\hline Time Base Upper & mttbu Rx & mtspr 285,Rx & mftbu Rx & mfspr Rx,269 \\
\hline Processor Version Register & - & - & mfpvr Rx & mfspr Rx,287 \\
\hline
\end{tabular}

\title{
Appendix C. Guidelines for 64-bit Implementations in 32-bit Mode and 32-bit Implementations
}

\section*{C. 1 Hardware Guidelines}

\section*{C.1.1 64-bit Specific Instructions}

The instructions in the Category: 64-Bit are considered restricted only to 64-bit processing. A 32-bit implementation need not implement the group; likewise, the 32-bit applications will not utilize any of these instructions. All other instructions shall either be supported directly by the implementation, or sufficient infrastructure will be provided to enable software emulation of the instructions. A 64-bit implementation that is executing in 32-bit mode may choose to take an Unimplemented Instruction Exception when these 64-bit specific instructions are executed.

\section*{C.1.2 Registers on 32-bit Implementations}

The Power ISA provides 32-bit and 64-bit registers. All 32-bit registers shall be supported as defined in the specification except the MSR. The MSR shall be supported as defined in the specification except that bits 32:33 (CM and ICM) are treated as reserved bits. Only bits \(32: 63\) of the 64-bit registers are required to be implemented in hardware in a 32-bit implementation except for the 64-bit FPRs. Such 64-bit registers include the LR, the CTR, the XER, the 32 GPRs, SRR0 and CSRRO.

Likewise, other than floating-point instructions, all instructions which are defined to return a 64-bit result shall return only bits 32:63 of the result on a 32-bit implementation.

\section*{C.1.3 Addressing on 32-bit Implementations}

Only bits 32:63 of the 64-bit instruction and data storage effective addresses need to be calculated and presented to main storage. Given that the only branch and data storage access instructions that are not included in Section C.1.1 are defined to prepend 32 0s to bits 32:63 of the effective address computation, a 32-bit implementation can simply bypass the prepending of
the 32 0s when implementing these instructions. For Branch to Link Register and Branch to Count Register instructions, given the LR and CTR are implemented only as 32-bit registers, only concatenating 20 s to the right of bits \(32: 61\) of these registers is necessary to form the 32-bit branch target address.

For next sequential instruction address computation, the behavior is the same as for 64-bit implementations in 32-bit mode.

\section*{C.1.4 TLB Fields on 32-bit Implementations}

32-bit implementations should support bits 32:53 of the Effective Page Number (EPN) field in the TLB. This size provides support for a 32-bit effective address, which Power ISA ABIs may have come to expect to be available. 32-bit implementations may support greater than 32-bit real addresses by supporting more than bits 32:53 of the Real Page Number (RPN) field in the TLB.

\section*{C. 2 32-bit Software Guidelines}

\section*{C.2.1 32-bit Instruction Selection}

Any software that uses any of the instructions listed in Category: 64-Bit shall be considered 64-bit software, and correct execution cannot be guaranteed on 32-bit implementations. Generally speaking, 32-bit software should avoid using any instruction or instructions that depend on any particular setting of bits 0:31 of any 64-bit application-accessible system register, including General Purpose Registers, for producing the correct 32-bit results. Context switching may or may not preserve the upper 32 bits of application-accessible 64-bit system registers and insertion of arbitrary settings of those upper 32 bits at arbitrary times during the execution of the 32-bit application must not affect the final result.

\title{
Appendix D. Type FSL Storage Control [Category: Embedded.MMU Type FSL]
}

\section*{D. 1 Type FSL Storage Control Overview}

The Embedded category provides two different memory management and TLB programming models from which an implementation may choose. Both models use the same definition of the general contents of a Translation Lookaside Buffer (TLB) entry, but differ on what methods and resources are used to manipulate the TLB itself. The programming model presented here is called Type FSL and it defines functions and structures that are visible to software. These are divided into the following areas:
■ The TLB itself. The TLB consists of one or more structures called TLB arrays each of which may have differing characteristics.
■ The address translation mechanism.
- Methods and effects of changing and manipulating TLB arrays.
■ Configuration information available to the operating system that describes the structure and form of the TLB arrays and translation mechanism.

The TLB structure and the methods of performing translations are called the Memory Management Unit (MMU).

The programming model for reading and writing TLBs is software managed. Hardware page table formats are not defined and software is free to choose any form in which to hold information about address translation. Address translation is accomplished through a set of TLB arrays, PID registers, and address space identifiers from the MSR, all of which are software managed.

TLB entries are used to translate both instruction and data memory references providing a unified memory management model.

\section*{D. 2 Type FSL Storage Control Registers}

\section*{D.2.1 Process ID Registers (PIDn)}

Process ID Registers are used by system software to specify which TLB entries are used by the processor to accomplish address translation for loads, stores, and instruction fetches. Section 4.7.1.1 defines the PID register. The PID register is synonymous with PIDO. In addition to PID0, 2 additional PID registers, PID1 and PID2 are defined. An implementation may choose to provide any number of PIDs up to a maximum of 3 . The number of PIDs implemented is indicated by the value of MMUCFG \({ }_{\text {NPIDS }}\) and the number of bits implemented in each PID register is indicated by the value of MMUCFG \({ }_{\text {PIDSIZE }}\). PID values are used to construct virtual addresses for accessing memory.
\begin{tabular}{|ll|}
\hline \multicolumn{2}{|c|}{ PIDn } \\
\hline 32 & 63
\end{tabular}

Figure 30. Process ID Register (PID0-PID2)

\section*{Bit Description}

32:49
50:63
Reserved
Process ID
Identifies the process

\section*{Programming Note}

The suggested software convention for PID usage is to use PIDO to denote private mappings for a process and to use other PIDs to handle mappings that may be common to multiple processes. This method allows for processes sharing address space to also share TLB entries if the shared address space is mapped at the same virtual address in each process.

\section*{D.2.2 Translation Lookaside Buffer}

The MMU contains up to four TLB arrays. TLB arrays are on-chip storage areas for holding TLB entries. A

TLB entry contains effective to real address mappings for loads, stores, and instruction fetches. A TLB array contains zero or more TLB entries. Each of the TLB entries has specific fields that can be accessed using the corresponding fields in the MMU Assist Registers (see Section D.2.4). Each TLB array that is implemented has a configuration register (TLBnCFG) associated with it describing the size and attributes of the TLB entries in that array (see Section D.2.5.2).
A TLB entry contains the fields described in Section 4.7.1.2 as well as these additional fields:

\section*{Field Description}

IPROT Invalidation protection. This entry is protected from all TLB invalidation mechanisms except the explicit writing of a 0 to the V bit.
ACM The Alternate Coherency Mode (ACM) attribute allows an implementation to employ more than a single coherency method. This allows for a processor to participate in multiple coherency protocols. If the \(M\) attribute (Memory Coherence Required) is not set for a page ( \(\mathrm{M}=0\) ), the page has no coherency associated with it and the ACM attribute is ignored. If the \(M\) attribute is set to 1 for a page ( \(M=1\) ), the ACM attribute is used to determine the coherence domain (or protocol) used. The values for ACM are implementation-dependent.

\section*{D.2.3 Address Space Identifiers}

The address space identifier is called the AS bit. Thus there are two possible address spaces, 0 and 1. The value of the AS bit (see Section 4.7.2, Figure 8) is determined by the type of translation performed and from the contents of the MSR when an address is translated. If the type of translation performed is an instruction fetch, the value of the AS bit is taken from the contents of \(\mathrm{MSR}_{\text {IS }}\). If the type of translation performed is a load, store, or other data translation including target addresses of software initiated instruction fetch hints and locks the value of the AS bit is taken from the contents of \(M S R_{D S}\).

\section*{Programming Note}

While system software is free to use address space bits as it sees fit, it should be noted that on interrupt, the \(M S R_{\text {IS }}\) and \(M S R_{\text {DS }}\) bits are set to 0 . This encourages software to use address space 0 for system software and address space 1 for user software.

\section*{D.2.4 MMU Assist Registers}

The MMU Assist Registers (MAS) are used to transfer data to and from the TLB arrays. MAS registers can be read and written by software using mfspr and mtspr
instructions. Execution of a tlbre instruction causes the TLB entry specified by MAS0 TLbSEL, MAS0 \({ }_{\text {ESEL }}\), and MAS2 \({ }_{\text {EPN }}\) to be copied to the MAS registers. Conversely, execution of a tlbwe instruction causes the TLB entry specified by MAS0 TLbSEL \(^{\text {, MASO }}\) ESEL, and MAS2 \({ }_{\text {EPN }}\) to be written with contents of the MAS registers. MAS registers may also be updated by hardware on the occurrence of an Instruction or Data TLB Error interrupt or as the result of a tlbsx instruction.

All MAS registers are privileged. All MAS registers with the exception of MAS7 must be implemented. MAS7 is not required to be implemented if the processor supports 32 bits or less of real address.

Processors are only required to implement the necessary bits of any multi-bit field in a MAS register such that only the resources supplied by the processor are represented. Any non-implemented bits in a field should have no effect when writing and should always read as zero. For example, a processor that implements only 2 TLB arrays will likely only implement the lower-order bit of the MASO \({ }_{\text {TLBSEL }}\) field.

\section*{D.2.4.1 MASO Register}

The MAS0 register contains fields for identifying and selecting a TLB entry.


Figure 31. MAS0 register
These bits are interpreted as follows:

\section*{Bit Description}

32:33 Reserved
34:35 TLB Select (TLBSEL)
Selects TLB for access.
00 TLB0
01 TLB1
10 TLB2
11 TLB3
36:47 Entry Select (ESEL)
Identifies an entry in the selected array to be used for tlbwe and tlbre. Valid values for ESEL are from 0 to \(\mathrm{TLBn}^{\prime} \mathrm{CFG}_{\text {ASsOc }}-1\). That is, ESEL selects the entry in the TLB array from the set of entries which can be used for translating addresses with the EPN specified by MAS2 \({ }_{\text {EPN }}\). For fully-associative TLB arrays, ESEL ranges from 0 to \(\mathrm{TLBnCFG}_{\text {NENTRY }}-1\). ESEL is also updated on TLB error exceptions (misses), and tlbsx hit and miss cases.

\section*{48:51 Reserved}

52:63 Next Victim (NV)
NV is a hint to software to identify the next victim to be targeted for a TLB miss replacement
operation for those TLBs that support the NV field. If the TLB selected by MAS0 TLBSEL does not support the NV field, then this field is undefined. The computation of this field is implementation-dependent. NV is updated on TLB error exceptions (misses), tlbsx hit and miss cases as shown in Table 7, and on execution of \(\boldsymbol{t l b r e}\) if the TLB array being accessed supports the NV field. When NV is updated by a supported TLB array, the NV field will always present a value that can be used in the \(\mathrm{MASO}_{\text {ESEL }}\) field.

\section*{D.2.4.2 MAS1 Register}

The MAS1 register contains fields for selecting a TLB entry during translation.


Figure 32. MAS1 register
These bits are interpreted as follows:

\section*{Bit Definition \\ 32 TLB Valid Bit (V)}

0 This TLB entry is invalid.
1 This TLB entry is valid.
33 Invalidate Protect (IPROT)
Indicates this TLB entry is protected from invalidate operations due to execution of tlbivax, tlbivax invalidations from another processor, or invalidate all operations. IPROT is only implemented for TLB entries in TLB arrays where TLBnCFG \({ }_{\text {IPROT }}\) is indicated.
0 Entry is not protected from invalidation
1 Entry is protected from invalidation.
34:47 Translation Identity (TID)
During translation, TID is compared with the current process IDs (PIDs) to select a TLB entry. A TID value of 0 defines an entry as global and matches with all process IDs.
48:50 Reserved
51 Translation Space (TS)
During translation, TS is compared with AS (the IS or DS fields of the MSR depending on the type of access) to select a TLB entry.

52:55 Translation Size (TSIZE)
TSIZE defines the page size of the TLB entry. For TLB arrays that contain fixed-size TLB entries, this field is ignored. For variable page size TLB arrays, the page size is \(4^{\text {TSIZE }}\) Kbytes. TSIZE must be between \(\mathrm{TLBnCFG}_{\text {MINSIZE }}\) and \(\mathrm{TLBnCFG}_{\text {MAXSIZE }}\). Encodings for page size are defined in Section 4.7.1.2.

56:63 Reserved

\section*{D.2.4.3 MAS2 Register}

The MAS2 register is a 64-bit register in 64-bit mode and a 32-bit register in 32-bit mode. The register contains fields for specifying the effective page address and the storage attributes for a TLB entry.


Figure 33. MAS2 register
These bits are interpreted as follows:

\section*{Bit Description}

0:51 Effective Page Number (EPN)
Depending on page size, only the bits associated with a page boundary are valid. Bits that represent offsets within a page are ignored and should be zero. \(E P N_{0: 31}\) are accessible only in 64-bit implementations as the upper 32 bits of the effective address of the page.

\section*{Reserved}

\section*{Alternate Coherency Mode (ACM)}

The ACM attribute allows an implementation to employ more than a single coherency method. This allows for a processor to participate in multiple coherency protocols. If the M attribute (Memory Coherence Required) is not set for a page ( \(\mathrm{M}=0\) ), the page has no coherency associated with it and the ACM attribute is ignored. If the M attribute is set to 1 for a page \((M=1)\), the \(A C M\) attribute is used to determine the coherence domain (or protocol) used. The values for ACM are implementa-tion-dependent.

\section*{Programming Note}

Some previous implementations may have a storage bit in the bit 57 position labeled as X0.

VLE Mode (VLE)
[Category: VLE]
Identifies pages which contain instructions to be decoded as VLE instructions (see Chapter 1 of Book VLE). Setting the VLE attribute to 1 and setting the E attribute to 1 is considered a programming error and an attempt to fetch instructions from a page so marked produces an Instruction Storage Interrupt Byte Ordering Exception and sets ESR BO .
0 Instructions fetched from the page are decoded and executed as non-VLE instructions.

1 Instructions fetched from the page are decoded and executed as VLE instructions.

\section*{Programming Note}

Some previous implementations may have a storage bit in this position labeled as X1. Software should not use the presence of this bit (the ability to set to 1 and read a 1) to determine if the implementation supports the VLE.

Write Through (W)
0 This page is not Write-Through Required storage.
1 This page is Write-Through Required storage.
\(60 \quad\) Caching Inhibited (I)
0 This page is not Caching Inhibited storage.
1 This page is Caching Inhibited storage
61 Memory Coherence Required (M)
0 This page is not Memory Coherence Required storage.
1 This page is Memory Coherence Required storage.
Guarded (G)
0 This page is not Guarded storage.
1 This page is Guarded storage.
63
Endianness (E)
0 The page is accessed in Big-Endian byte order.
1 The page is accessed in Little-Endian byte order.

\section*{D.2.4.4 MAS3 Register}

The MAS3 register contains fields for specifying the real page address, user defined attributes, and the permission attributes for a TLB entry.
\begin{tabular}{|c|}
\hline MAS3 \\
\hline 32
\end{tabular}

Figure 34. MAS3 register
These bits are interpreted as follows:

\section*{Bit Description}

32:51 Real Page Number (bits 32:51) (RPNL or \(\mathrm{RPN}_{32: 51}\) )
Depending on page size, only the bits associated with a page boundary are valid. Bits that represent offsets within a page are ignored and should be zero. RPN \(\mathrm{N}_{0: 31}\) are accessed through MAS7.

\section*{52:53 Reserved}

54:57 User Bits (U0:U3)
These bits are associated with a TLB entry and can be used by system software. For example, these bits may be used to hold information useful to a page scanning algorithm or be used to mark more abstract page attributes.
58:63 Permission Bits (UX, SX, UW, SW, UR, SR). User and supervisor execute, write, and read permission bits. The effect of the Permission Bits are defined in Section 4.7.1.2.

\section*{D.2.4.5 MAS4 Register}

The MAS4 register contains fields for specifying default information to be pre-loaded on certain MMU related exceptions. See Section D. 4.5 for more information.


Figure 35. MAS4 register
The MAS4 fields are described below.

\section*{Bit Description}

32:33 Reserved
34:35 TLBSEL Default Value (TLBSELD)
Specifies the default value loaded in MAS0 TLBSEL on a TLB miss exception.

36:43 Reserved
44:47 TID Default Selection Value (TIDSELD)
Specifies which of the current PID registers should be used to load the MAS1 TID field on a TLB miss exception.

The PID registers are addressed as follows:
\(0000=\) PID0 (PID)
0001 = PID1
\(0010=\) PID2
A value that references a non-implemented PID register causes a value of 0 to be placed in MAS1 \({ }_{\text {TID }}\).
48:51 Reserved
52:55 Default TSIZE Value (TSIZED)
Specifies the default value loaded into MAS1 \({ }_{\text {TSIZE }}\) on a TLB miss exception.
56:57 Default ACM Value (ACMD)
Specifies the default value loaded into MAS2 \({ }_{\text {ACM }}\) on a TLB miss exception.
58 Default VLE Value (VLED)
Specifies the default value loaded into MAS2 \({ }_{\text {VLE }}\) on a TLB miss exception.
\(59 \quad\) Default W Value (WD)
Specifies the default value loaded into MAS2 \({ }_{W}\) on a TLB miss exception.

\section*{60 Default I Value (ID)}

Specifies the default value loaded into MAS2। on a TLB miss exception.

\section*{61 Default M Value (MD)}

Specifies the default value loaded into MAS2 \({ }_{M}\) on a TLB miss exception.

\section*{62 Default G Value (GD)}

Specifies the default value loaded into \(\mathrm{MAS}_{\mathrm{G}}\) on a TLB miss exception.

\section*{63 Default E Value (ED)}

Specifies the default value loaded into MAS2 \({ }_{E}\) on a TLB miss exception.

\section*{D.2.4.6 MAS6 Register}

The MAS6 register contains fields for specifying PID and AS values to be used when searching TLB entries with the tlbsx instruction.


Figure 36. MAS6 register
These bits are interpreted as follows:
Bit Description
32:33 Reserved
34:47 Search PIDO (SPIDO)
Specifies the value of PIDO used when searching the TLB during execution of tlbsx. This field is valid for only the number of bits implemented for PID registers.
48:62 Reserved
63 Address Space Value for Searches (SAS)
Specifies the value of AS used when searching the TLB during execution of \(\boldsymbol{t l b s x}\).

\section*{D.2.4.7 MAS7 Register}

The MAS7 register contains the high order address bits of the RPN for implementations that support more than 32 bits of physical address. Implementations that do not support more than 32 bits of physical addressing are not required to implement MAS7.
\begin{tabular}{|c|}
\hline \multicolumn{3}{|c|}{ MAS7 } \\
\hline 32
\end{tabular}

Figure 37. MAS7 register
These bits are interpreted as follows:
Bit Description

Real Page Number (bits 0:31) (RPNU or \(\mathrm{RPN}_{0: 31}\) )
\(\mathrm{RPN}_{32: 51}\) are accessed through MAS3.

\section*{Table 7: MAS Register Update Summary}
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{MAS Field Updated} & \multicolumn{4}{|c|}{Value Loaded on Event} \\
\hline & Data or Instruction TLB Error Interrupt & tlbsx hit & tlbsx miss & tlbre \\
\hline \(\mathrm{MASO}_{\text {TLBSEL }}\) & MAS4 \({ }_{\text {TLBSELD }}\) & TLB array that hit & MAS4 \({ }_{\text {TLBSELD }}\) & - \\
\hline MAS0 \({ }_{\text {ESEL }}\) & if TLB array [MAS4TlbseLd] supports next victim then hardware hint, else undefined & Number of entry that hit & if TLB array [MAS4TLbSELd] supports next victim then hardware hint, else undefined & - \\
\hline \(\mathrm{MASO}_{N V}\) & \begin{tabular}{l}
if TLB array \\
[MAS4 \({ }_{\text {TLBSELD }}\) supports next victim then next hardware hint, else undefined
\end{tabular} & \begin{tabular}{l}
if TLB array \\
[MAS4 \({ }_{\text {TLBSELD }}\) supports next victim then hardware hint, else undefined
\end{tabular} & if TLB array [MAS4 \({ }_{\text {TLBSELD }}\) supports next victim then next hardware hint, else undefined & if TLB array [MAS4TLBSELD] supports next victim then hardware hint, else undefined \\
\hline MAS1V & 1 & 1 & 0 & TLBV \\
\hline MAS1 \({ }_{\text {IPROT }}\) & 0 & TLB \({ }_{\text {IPROT }}\) & 0 & TLB \(_{\text {IPROT }}\) \\
\hline MAS1 \({ }_{\text {TID }}\) & if \(\left.\operatorname{PID[MAS4}{ }_{\text {TIDSELD }}\right]\) implemented then PID[MAS4 \({ }_{\text {IIDSELD }}\) ] else 0 & TLB \({ }_{\text {TID }}\) & MAS6 \({ }_{\text {SPID0 }}\) & TLB \({ }_{\text {TID }}\) \\
\hline \(\mathrm{MAS1}_{\text {TS }}\) & \(\mathrm{MSR}_{\text {IS }}\) or \(\mathrm{MSR}_{\text {DS }}\) & TLB \({ }_{\text {TS }}\) & MAS6 \({ }_{\text {SAS }}\) & TLB \(_{\text {TS }}\) \\
\hline MAS1 \({ }_{\text {TSIZE }}\) & MAS4 \({ }_{\text {TSIZED }}\) & TLB \({ }_{\text {SIZE }}\) & MAS4 \({ }_{\text {TSIZED }}\) & TLB \({ }_{\text {SIZE }}\) \\
\hline MAS2 \(_{\text {EPN }}\) & \(E A_{0: 51}{ }^{1}\) & \(\mathrm{TLB}_{\text {EPN }}\) & undefined & TLB \(_{\text {EPN }}\) \\
\hline MAS2 \({ }_{\text {ACM }}\) & MAS4 \({ }_{\text {ACMD }}\) & \(\mathrm{TLB}_{\text {ACM }}\) & MAS4 \({ }_{\text {ACMD }}\) & TLB \(_{\text {ACM }}\) \\
\hline MAS2 \({ }^{\text {VLE }}\) & MAS4 \({ }_{\text {VLED }}\) & TLB \({ }_{\text {VLE }}\) & MAS4 \({ }_{\text {VLED }}\) & TLB \({ }_{\text {VLE }}\) \\
\hline MAS2 \({ }_{\text {W }}\) & MAS4WD & \(\mathrm{TLB}_{\text {W }}\) & MAS4 \({ }_{\text {WD }}\) & TLB \({ }_{\text {W }}\) \\
\hline MAS2| & MAS4ID & TLB \({ }_{1}\) & MAS4 \({ }_{\text {ID }}\) & TLB \({ }_{\text {| }}\) \\
\hline MAS2 \({ }_{\text {M }}\) & MAS4 \({ }_{\text {MD }}\) & \(\mathrm{TLB}_{\mathrm{M}}\) & MAS4 \({ }_{\text {MD }}\) & \(\mathrm{TLB}_{\mathrm{M}}\) \\
\hline MAS2 \({ }_{\mathrm{G}}\) & MAS4 \({ }_{\text {GD }}\) & \(\mathrm{TLB}_{\mathrm{G}}\) & MAS4 \({ }_{\text {GD }}\) & \(\mathrm{TLB}_{\mathrm{G}}\) \\
\hline MAS2 \({ }_{\text {E }}\) & MAS4 \({ }_{\text {ED }}\) & \(\mathrm{TLB}_{\mathrm{E}}\) & MAS4 \({ }_{\text {ED }}\) & \(\mathrm{TLB}_{\mathrm{E}}\) \\
\hline MAS3 \({ }_{\text {RPN }}\) & 0 & \[
\begin{gathered}
\mathrm{TLB}_{\mathrm{RPN}} \\
\text { (bits } 32: 51 \text { ) }
\end{gathered}
\] & 0 & TLB \(_{\text {RPN }}\)
(bits 32:51) \\
\hline \(\mathrm{MAS3}_{\mathrm{U} 0} \mathrm{U} 1 \mathrm{U} 2 \mathrm{U} 3\) & 0 & TLB \({ }_{\text {U0 U1 U2 U3 }}\) & 0 & TLB \({ }_{\text {U0 U1 U2 U3 }}\) \\
\hline MAS3 UX SX UW SW UR SR & 0 & TLBux sx uw sw ur sR & 0 & TLBux sx uw sw ur sR \\
\hline MAS4 & - & - & - & - \\
\hline MAS6 \({ }_{\text {SPID0 }}\) & PID0 & - & - & - \\
\hline MAS6 \({ }_{\text {SAS }}\) & \(\mathrm{MSR}_{\text {IS }}\) or \(\mathrm{MSR}_{\text {DS }}\) & - & - & - \\
\hline MAS7 \({ }_{\text {RPN }}\) & 0 & \[
\begin{aligned}
& \mathrm{TLB}_{\mathrm{RPN}} \\
& \text { (bits 0:31) }
\end{aligned}
\] & 0 & TLB \(_{\text {RPN }}\) (bits 0:31) \\
\hline
\end{tabular}
1. If \(\mathrm{MSR}_{\mathrm{CM}}=0\) (32-bit mode) at the time of the exception, \(E P N_{0: 31}\) are set to 0 .

\section*{D.2.5 MMU Configuration and Control Registers}

\section*{D.2.5.1 MMU Configuration Register (MMUCFG)}

The read-only MMUCFG register is described as follows.
\begin{tabular}{|l|}
\hline \multicolumn{2}{|c|}{ MMUCFG } \\
\hline 32
\end{tabular}

Figure 38. MMU Configuration Register
These bits are interpreted as follows:
Bit Description
32:39 Reserved
40:46 Real Address Size (RASIZE)
Number of bits in a real address supported by the implementation.

47:48 Reserved
49:52 Number of PID Registers (NPIDS)
Indicates the number of PID registers provided by the processor.
53:57 PID Register Size (PIDSIZE)
The value of PIDSIZE is one less than the number of bits implemented for each of the PID registers implemented by the processor. The processor implements only the least significant PIDSIZE+1 bits in the PID registers. The maximum number of PID register bits that may be implemented is 14 .
58:59 Reserved
60:61 Number of TLBs (NTLBS)
The value of NTLBS is one less than the number of software-accessible TLB structures that are implemented by the processor. NTLBS is set to one less than the number of TLB structures so that its value matches the maximum value of MASO TLBSEL. \(^{\text {I }}\)
001 TLB
012 TLBs
103 TLBs
114 TLBs
62:63 MMU Architecture Version Number (MAVN) Indicates the version number of the architecture of the MMU implemented by the processor.

00 Version 1.0
01 Reserved
10 Reserved
11 Reserved

\section*{D.2.5.2 TLB Configuration Registers (TLBnCFG)}

The TLBnCFG read-only registers provide information about each specific TLB that is implemented. There is one TLBnCFG register implemented for each TLB array that is implemented. TLBOCFG corresponds to TLBO, TLB1CFG corresponds to TLB1, etc.

TLBnCFG provides configuration information for the corresponding TLB array.


Figure 39. TLB Configuration Register
These bits are interpreted as follows:

\section*{Bit Description}

32:39 Associativity (ASSOC)
Total number of entries in a TLB array which can be used for translating addresses with a given EPN. This number is referred to as the associativity level of the TLB array. A value equal to NENTRY or 0 indicates the array is fully-associative.
40:43 Minimum Page Size (MINSIZE)
Minimum page size of TLB array. Page size encoding is defined in Section 4.7.1.2.
44:47 Maximum Page Size (MAXSIZE)
Maximum page size of TLB array. Page size encoding is defined in Section 4.7.1.2.
48 Invalidate Protection (IPROT)
Invalidate protect capability of TLB array.
0 Indicates invalidate protection capability not supported.
1 Indicates invalidate protection capability supported.
Page Size Availability (AVAIL)
Page size availability of TLB array.
0 Fixed selectable page size from MINSIZE to MAXSIZE (all TLB entries are the same size).
1 Variable page size from MINSIZE to MAXSIZE (each TLB entry can be sized separately).

50:51 Reserved
52:63 Number of Entries (NENTRY)
Number of entries in TLB array.

\section*{D.2.5.3 MMU Control and Status Register (MMUCSRO)}

The MMUCSRO register is used for general control of the MMU including invalidation of the TLB arrays and page sizes for programmable fixed size arrays. For TLB
arrays that have programmable fixed sizes, the TLBn_PS fields allow software to specify the page size.


Figure 40. MMU Control and Status Register 0
These bits are interpreted as follows:

\section*{Bit Description \\ 32:40 Reserved}

41:56 TLBn Array Page Size
A 4-bit field specifies the page size for TLBn array. Page size encoding is defined in Section 4.7.1.2. For each TLB array \(n\), the field is implemented only if \(\mathrm{TLBnCFG}_{\text {AVAIL }}=0\) and \(\mathrm{TLBnCFG}_{\text {MINSIZE }} \neq \mathrm{TLB}^{\prime} \mathrm{CFF}_{\text {MAXSIZE. }}\). If the value of TLBn_PS is not between TLBnCFGMINSIZE and TLBnCFG MAXSIZE the page size is set to \(\mathrm{TLBnCFG}_{\text {MINSIZE }}\).
41:44 TLB3 Array Page Size (TLB3_PS) Page size of the TLB3 array.
45:48 TLB2 Array Page Size (TLB2_PS) Page size of the TLB2 array.
49:52 TLB1 Array Page Size (TLB1_PS) Page size of the TLB1 array.
53:56 TLBO Array Page Size (TLB0_PS) Page size of the TLB0 array.

57:62 TLBn Invalidate All
TLB invalidate all bit for the TLBn array.
0 If this bit reads as a 1, an invalidate all operation for the TLBn array is in progress. Hardware will set this bit to 0 when the invalidate all operation is completed. Writing a 0 to this bit during an invalidate all operation is ignored.
1 TLBn invalidation operation. Hardware initiates a TLBn invalidate all operation. When this operation is complete, this bit is cleared. Writing a 1 during an invalidate all operation produces an undefined result. If the TLB array supports IPROT, entries that have IPROT set will not be invalidated.

57 TLB2 Invalidate All (TLB2_FI)
TLB invalidate all bit for the TLB2 array.
58 TLB3 Invalidate AII (TLB3_FI)
TLB invalidate all bit for the TLB3 array.
59:60 Reserved
61 TLBO Invalidate All (TLBO_FI)
TLB invalidate all bit for the TLB0 array.
62 TLB1 Invalidate AlI (TLB1_FI)
TLB invalidate all bit for the TLB1 array.
63 Reserved

\section*{Programming Note}

Changing the fixed page size of an entire array must be done with great care. If any entries in the array are valid, changing the page size may cause those entries to overlap, creating a serious programming error. It is suggested that the entire TLB array be invalidated and any entries with IPROT have their \(V\) bits set to zero before changing page size.

\section*{D. 3 Page Identification and Address Translation}

Page Identification occurs as described in Section 4.7.2 except the matching TLB entry may be identified using more than one PID register. Accesses that would result in multiple matching entries are not allowed and are considered a serious programming error by system software and the results of such a translation are undefined. A PID register containing a 0 value (or the same value as another PID register) will form a non unique match and is permissible.

Once a match occurs the matching TLB entry is used for access control, storage attributes, and effective to real address translation.

\section*{D. 4 TLB Management}

\section*{D.4.1 Reading TLB Entries}

TLB entries can be read by executing tlbre instructions. At the time of tlbre execution, the MAS registers are used to index a specific TLB entry and upon completion of the tlbre instruction, the MAS registers will contain the contents of the indexed TLB entry.

Specifying invalid values for MASO TLBSEL and MASO \({ }_{\text {ESEL }}\) produce undefined results.

\section*{D.4.2 Writing TLB Entries}

TLB entries can be written by executing tlbwe instructions. At the time of tlbwe execution, the MAS registers are used to index a specific TLB entry and contain the contents to be written to the indexed TLB entry. Upon completion of the tlbwe instruction, the contents of the MAS registers corresponding to TLB entry fields will be written to the indexed TLB entry.

Specifying invalid values for MASOTLBSEL ESEL produces undefined results.

\section*{D.4.3 Invalidating TLB Entries}

TLB entries may be invalidated by three different methods. The TLB entry can be invalidated as the result of a tlbwe instruction that sets the MAS1 \({ }_{V}\) bit in the entry to 0 . TLB entries may also be invalidated as a result of a tlbivax instruction or from an invalidation resulting from a tlbivax on another processor. Lastly, TLB entries may be invalidated as a result of an invalidate all operation specified through appropriate settings in the MMUCSRO.

In both multiprocessor and uniprocessor systems, invalidations can occur on a wider set of TLB entries than intended. That is, a virtual address presented for invalidation may cause not only the intended TLB targeted for invalidation to be invalidated, but may also invalidate other TLB entries depending on the implementation. This is because parts of the translation mechanism may not be fully specified to the hardware at invalidate time. This is especially true in SMP systems, where the invalidation address must be supplied to all processors in the system, and there may be other limitations imposed by the hardware implementation. This phenomenon is known as generous invalidates. The architecture assures that the intended TLB will be invalidated, but does not guarantee that it will be the only one. A TLB entry invalidated by writing the V bit of the TLB entry to 0 by use of a tlbwe instruction is guaranteed to invalidate only the addressed TLB entry. Invalidates occurring from tlbivax instructions or from tlbivax instructions on another processor may cause generous invalidates.
The architecture provides a method to protect against generous invalidations. This is important since there are certain virtual memory regions that must be properly mapped to make forward progress. To prevent this, the architecture specifies an IPROT bit for TLB entries. If the IPROT bit is set to 1 in a given TLB entry, that entry is protected from invalidations resulting from tlbivax instructions, or from invalidate all operations. TLB entries with the IPROT field set may only be invalidated by explicitly writing the TLB entry and specifying a 0 for the \(\mathrm{V}\left(\mathrm{MAS}_{\mathrm{V}}\right)\) field.

\section*{Programming Note}

The most obvious issue with generous invalidations is the code memory region that serves as the exception handler for MMU faults. If this region does not have a valid mapping, an MMU exception cannot be handled because the first address of the exception handler will result in another MMU exception.

\section*{Programming Note}

Not all TLB arrays in a given implementation will implement the IPROT attribute. It is likely that implementations that are suitable for demand page environments will implement it for only a single array, while not implementing it for other TLB arrays.

\section*{- Programming Note}

Operating systems need to use great care when using protected (IPROT) TLB entries, particularly in SMP systems. An SMP system that contains TLB entries on other processors will require a cross processor interrupt or some other synchronization mechanism to assure that each processor performs the required invalidation by writing its own TLB entries.

\section*{Programming Note}

To ensure a TLB entry that is not protected by IPROT is invalidated if software does not know which TLB array the entry is in, software should issue a tlbivax instruction targeting each TLB in the implementation with the EA to be invalidated.

\section*{Programming Note}

The preferred method of invalidating entire TLB arrays is invalidation using MMUCSRO.

\section*{Programming Note}

Invalidations using MMUCSR0 only affect the TLB array on the processor that performs the invalidation. To perform invalidations in a multiprocessor system on all processors in a coherence domain, software should use tlbivax.

\section*{D.4.4 Searching TLB Entries}

Software may search the MMU by using the tlbsx instruction. The tlbsx instruction uses PID values and an AS value from the MAS registers instead of the PID registers and the MSR. This allows software to search address spaces that differ from the current address space defined by the PID registers. This is useful for TLB fault handling.

\section*{D.4.5 TLB Replacement Hardware Assist}

The architecture provides mechanisms to assist software in creating and updating TLB entries when MMU related exceptions occur. This is called TLB Replacement Hardware Assist. Hardware will update the MAS
registers on the occurrence of a Data TLB Error Interrupt or Instruction TLB Error interrupt.
When a Data or Instruction TLB Error interrupt (miss) occurs, MAS0, MAS1, and MAS2 are automatically updated using the defaults specified in MAS4 as well as the AS and EPN values corresponding to the access that caused the exception. MAS6 is updated to set MAS6 SPIDO to the value of PID0 and MAS6 SAS to the value of \(M S R_{D S}\) or \(M S R_{\text {IS }}\) depending on the type of access that caused the error. In addition, if MAS4 \({ }_{\text {TLBSELD }}\) identifies a TLB array that supports NV (Next Victim), MASO \({ }_{\text {ESEL }}\) is loaded with a value that hardware believes represents the best TLB entry to victimize to create a new TLB entry and \(\mathrm{MASO}_{\mathrm{NV}}\) is updated with the TLB entry index of what hardware believes to be the next victim. Thus MASO ESEL identifies the current TLB entry to be replaced, and \(\mathrm{MASO}_{\mathrm{NV}}\) points to the next victim. When software writes the TLB entry, the \(\mathrm{MASO}_{\mathrm{NV}}\) field is written to the TLB array. The algorithm used by the hardware to determine which TLB entry should be targeted for replacement is imple-mentation-dependent.
The automatic update of the MAS registers sets up all the necessary fields for creating a new TLB entry with the exception of RPN, the U0-U3 attribute bits, and the permission bits. With the exception of the upper 32 bits of RPN and the page attributes (should software desire to specify changes from the default attributes), all the remaining fields are located in MAS3, requiring only the single MAS register manipulation by software before writing the TLB entry.

For Instruction Storage interrupt (ISI) and Data Storage interrupt (DSI) related exceptions, the MAS registers are not updated. Software must explicitly search the TLB to find the appropriate entry.
The update of MAS registers through TLB Replacement Hardware Assist is summarized in Table 7.

\section*{D. 5 32-bit and 64-bit Specific MMU Behavior}

MMU behavior is largely unaffected by whether the processor is in 32-bit computation mode ( \(\mathrm{MSR}_{\mathrm{CM}}=0\) ) or 64 -bit computation mode ( \(\mathrm{MSR}_{\mathrm{CM}}=1\) ). The only differences occur in the EPN field of the TLB entry and the EPN field of MAS2. The differences are summarized here.
- Executing a tlbwe instruction in 32-bit mode will set bits 0:31 of the TLB EPN field to 0 , regardless of the value of bits \(0: 31\) of the EPN field in MAS2.
- Updates to MAS registers via TLB Replacement Hardware Assist (see Section D.4.5), update bits 0:51 of the EPN field regardless of the computation mode of the processor at the time of the exception or the interrupt computation mode in which the interrupt is taken. If the instruction caus-
ing the exception was executing in 32 -bit mode, then bits 0:31 of the EPN field in MAS2 will be set to 0 .
- Executing a tlbre instruction in 32-bit mode will set bits 0:31 of the MAS2 EPN field to an undefined value.

\section*{Programming Note}

This allows a 32-bit OS to operate seamlessly on a 64-bit implementation and a 64-bit OS to easily support 32-bit applications.

\section*{D. 6 Type FSL MMU Instructions}

The instructions described in this section, replace the instructions described in Section 4.9.4.1, "TLB Management Instructions".

\section*{TLB Invalidate Virtual Address Indexed X-form}
tlbivax RA,RB
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & & III & RA & RB & & 786 \\
\hline 10 & & 6 & & & \\
\hline
\end{tabular}
```

if RA = 0 then b }\leftarrow
else b
EA \leftarrow b + (RB)
for each processor
for TLB array = EA 59:60
for each TLB entry
m}\leftarrow\neg((1<< (2\times(entry (sIZE -1))) - 1
if ((EA O:51\& m) = (entry EPN \& m)) | EA 61
then if entry iprot = 0
then entryv}\leftarrow\leftarrow

```

Let the effective address (EA) be the sum(RA|0)+(RB). The EA is interpreted as show below.
\(\mathrm{EA}_{0: 51} \quad \mathrm{EA}_{0: 51}\)
\(\mathrm{EA}_{52: 58}\) Reserved
\(E A_{59: 60}\) TLB array selector
00 TLB0
01 TLB1
10 TLB2
11 TLB3
\(\mathrm{EA}_{61}\) TLB Invalidate All
\(\mathrm{EA}_{62: 63}\) Reserved
If \(E A_{61}=0\), then if the TLB array targeted by \(E A_{59: 60}\) contains an entry identified by \(E A_{0: 51}\), that entry is made invalid unless the TLB entry is protected by the IPROT attribute. A TLB entry is identified if, for \(m=\neg\left(\left(1 \ll\left(2 \times\left(\right.\right.\right.\right.\) TLB_entry \(\left.\left.\left.\left._{\text {size }}-1\right)\right)\right)-1\right), \quad E A_{0: 51} \& m\) is equal to TLB_entry EPN \(^{\&} \mathrm{~m}\). The AS bit does not participate in the comparison.

If \(E A_{61}=1\), then all entries not protected by the IPROT attribute in the TLB array targeted by EA \(\mathrm{EA}_{590}\) are made invalid.

This instruction causes the target TLB entry to be invalidated in all processors.

The operation performed by this instruction is ordered by the mbar (or sync) instruction with respect to a subsequent tlbsync instruction executed by the processor executing the tlbivax instruction. The operations caused by tlbivax and tlbsync are ordered by mbar as
a set of operations which is independent of the other sets that mbar orders.

The effects of the invalidation are not guaranteed to be visible to the programming model until the completion of a context synchronizing operation.
Invalidations may occur for other TLB entries in the designated array, but in no case will any TLB entries with the IPROT attribute set be made invalid.

In some implementations, if RA does not equal 0 , it may produce an Illegal Instruction exception.

This instruction is privileged.

\section*{Special Registers Altered:}

None

\section*{Programming Note}

The use of \(E A_{61}\) to invalidate TLB arrays may be phased out in future versions of the architecture. The preferred method of invalidating TLB arrays is invalidation using MMUCSR0.
TLB Search Indexed
X-form
tlbsx RA,RB
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline 31 & & I/I & RA & RB & & 914 & 1 \\
\hline 0 & & & 11 & 16 & & & \\
\hline
\end{tabular}
if RA = 0 then b }\leftarrow
if RA = 0 then b }\leftarrow
else }\quad\textrm{b}\leftarrow(\textrm{RA}
else }\quad\textrm{b}\leftarrow(\textrm{RA}
EA \leftarrow b + (RB)
EA \leftarrow b + (RB)
pid}\leftarrowMAS\mp@subsup{6}{\mathrm{ SPIDO}}{
pid}\leftarrowMAS\mp@subsup{6}{\mathrm{ SPIDO}}{
as }\leftarrow\mp@subsup{M}{MAS6}{\mathrm{ SAS}
as }\leftarrow\mp@subsup{M}{MAS6}{\mathrm{ SAS}
va \leftarrowas |TASid|| EA
va \leftarrowas |TASid|| EA
if Valid_matching_entry_exists(va) then
    entry \(\leftarrow\) matching entry found
    array \(\leftarrow\) TLB array number where TLB entry found
    index \(\leftarrow\) index into TLB array of TLB entry found
    if TLB array supports Next Victim then
        hint \(\leftarrow\) hardware hint for Next Victim
    else
        hint \(\leftarrow\) undefined
    \(r p n \leftarrow e^{*} r_{\text {RPN }}\)
    MAS \(0_{\text {TLBSEL }} \leftarrow\) array
    \(\mathrm{MASO}_{\text {ESEL }} \leftarrow\) index
    MASO \(0_{\text {NV }} \leftarrow\) hint
    MAS1 \(_{V} \leftarrow 1\)
    MAS1 \(_{\text {IPROT TID TS TSIZE }} \leftarrow\) entry \(_{\text {IPROT TID TS SIZE }}\)
    MAS2 \(2_{\text {EPN VLE }}\) W I M G E ACM \(\leftarrow \operatorname{entry}_{\text {EPN }}\) VLE W I M G E ACM
    MAS3 \({ }_{\text {RPNL }} \leftarrow \mathrm{rpn}_{32: 51}\)
    MAS3 \(3_{\text {U0:U3 UX SX UW SW UR SR }} \leftarrow \operatorname{entry}_{\text {U0: }}\) :U3 UX SX UW SW UR SR
    MAS7 \({ }_{\text {RPNU }} \leftarrow \mathrm{rpn}_{0: 31}\)
else
    MAS \(_{\text {TLBSEL }} \leftarrow\) MAS4 \(_{\text {TLBSELD }}\)
    MASO \(_{\text {ESEL }} \leftarrow\) hint
    \(\mathrm{MASO}_{\mathrm{NV}} \leftarrow\) hint
    MAS1 \(_{V}\) IPROT \(\leftarrow 0\)
    MAS1 \(_{\text {TID }}\) TS \(\leftarrow\) MAS \(_{\text {SPIDO SAS }}\)
    MAS1 \(1_{\text {TSIZE }} \leftarrow\) MAS \(_{\text {TSIZED }}\)
    MAS2 \({ }_{\text {VLE W }}\) I M G E ACM \(\stackrel{\text { MAS }}{\text { VLED }}\) WD ID MD GD ED ACMD
    MAS2 \({ }_{\text {EPN }} \leftarrow\) undefined
    MAS3 \(3_{\text {RPNL }} \leftarrow 0\)
    MAS3 U0:U3 UX SX UW SW UR SR \(\leftarrow 0\)
    MAS \(_{\text {RPNU }} \leftarrow 0\)

Let the effective address (EA) be the sum(RA|0)+ (RB).
If any valid TLB array contains an entry corresponding to the virtual address formed by MAS6 SAS SPIDo and EA, that entry as well as the index and array are read into the MAS registers. If no valid matching translation exists, MAS1 \({ }_{V}\) is set to 0 and the MAS registers are loaded with defaults to facilitate a TLB replacement.

If the TLB array supports \(\mathrm{MASO}_{\mathrm{NV}}\), an implementation defined value, hint, specifying the index for the next entry to be replaced is loaded into \(\mathrm{MASO}_{\mathrm{NV}}\) regardless of whether a match occurs; otherwise \(\mathrm{MASO}_{\mathrm{NV}}\) is set to an undefined value. It is also loaded into MAS0 ESEL if no match occurs.
In some implementations, if RA does not equal 0 , it may produce an Illegal Instruction exception.

This instruction is privileged.

\section*{Special Registers Altered:}

MAS0 MAS1 MAS2 MAS3 MAS7

\section*{TLB Read Entry}

X-form
tlbre
\begin{tabular}{|c|c|c|c|c|c|}
\hline 31 & & I/I & & I/I & \\
\hline 0 & & I/I & & 946 & 7 \\
\hline 1
\end{tabular}
 placed into the MAS registers.

If the TLB array supports \(\mathrm{MASO}_{\mathrm{NV}}\), then an implementation defined value, hint, specifying the index for the next entry to be replaced is loaded into \(\mathrm{MASO}_{\mathrm{NV}}\); otherwise \(M A S 0_{N V}\) is set to an undefined value.
If the specified entry does not exist, the results are undefined.

This instruction is privileged.

\section*{Special Registers Altered:}

MAS0 MAS1 MAS2 MAS3 MAS7

\section*{TLB Synchronize}
\(X\)-form
tlbsync
\begin{tabular}{|c|c|c|c|cc|c|}
\hline 31 & & /// & \multicolumn{2}{c|}{\(/ / /\)} & & /// \\
0 & & & 11 & & 566 & \\
31
\end{tabular}

The tlbsync instruction provides an ordering function for the effects of all tlbivax instructions executed by the processor executing the tlbsync instruction, with respect to the memory barrier created by a subsequent sync (msync) instruction executed by the same processor. Executing a tlbsync instruction ensures that all of the following will occur.
■ All TLB invalidations caused by tlbivax instructions preceding the tlbsync instruction will have completed on any other processor before any storage accesses associated with data accesses caused by instructions following the sync (msync) instruction are performed with respect to that processor.
- All storage accesses by other processors for which the address was translated using the translations being invalidated will have been performed with respect to the processor executing the sync (msync) instruction, to the extent required by the associated Memory Coherence Required attributes, before the sync (msync) instruction's memory barrier is created.
The operation performed by this instruction is ordered by the mbar or sync (msync) instruction with respect to preceding tlbivax instructions executed by the processor executing the tlbsync instruction. The operations caused by tlbivax and tlbsync are ordered by mbar as a set of operations, which is independent of the other sets that mbar orders.

The tlbsync instruction may complete before operations caused by tlbivax instructions preceding the tlbsync instruction have been performed.

This instruction is privileged.

\section*{Special Registers Altered:}

None

TLB Write Entry
X-form
tlbwe
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & /// & /// & /// & & 978 & 1 \\
\hline 0 & 6 & 11 & 16 & 21 & & , \\
\hline
\end{tabular}
```

entry \leftarrow SelectTLB(MAS0 TLBSEL, MASO (SSEL, MAS2 EPN )
rpn }\leftarrowMMAS7 RPNU || MAS3 [PPNL
hint }\leftarrowMAS\mp@subsup{0}{NV}{
entryv IPROT TID TS SIZE }\leftarrow\mp@subsup{M}{MAS1}{V}\mathrm{ IPROT TID TS TSIZE
entry yPN VLE W I M G E ACM}\leftarrow\mp@subsup{M}{\mathrm{ MAS2 EPN VLE W I M G E ACM}}{\mathrm{ E }
entryU0:U3 UX SX UW SW UR SR
entry (RPN

```

The contents of the MAS registers are written to the TLB entry specified by MAS0 TLBSEL, \(\mathrm{MASO}_{\text {ESEL }}\), and MAS2 \({ }^{\text {EPN }}\).
\(M A S 0_{N V}\) provides a suggestion to hardware of where the next hardware hint for replacement should be given when the next Data or Instruction TLB Error Interrupt, tlbsx, or tlbre instruction occurs.

If the specified entry does not exist, the results are undefined.

A context synchronizing instruction is required after a tlbwe instruction to ensure any subsequent instructions that will use the updated TLB values execute in the new context.

This instruction is privileged.

\section*{Special Registers Altered:}

None

\title{
Appendix E. Example Performance Monitor [Category: Embedded.Performance Monitor]
}

\section*{E. 1 Overview}

This appendix describes an example of a Performance Monitor facility. It defines an architecture suitable for performance monitoring facilities in the Embedded environment. The architecture itself presents only programming model visible features in conjunction with architecturally defined behavioral features. Much of the selection of events is by necessity implementationdependent and is not described as part of the architecture; however, this document provides guidelines for some features of a performance monitor implementation that should be followed by all implementations.

The example Performance Monitor facility provides the ability to monitor and count predefined events such as processor clocks, misses in the instruction cache or data cache, types of instructions decoded, or mispredicted branches. The count of such events can be used to trigger the Performance Monitor exception. While most of the specific events are not architected, the mechanism of controlling data collection is.
The example Performance Monitor facility can be used to do the following:
- Improve system performance by monitoring software execution and then recoding algorithms for more efficiency. For example, memory hierarchy behavior can be monitored and analyzed to optimize task scheduling or data distribution algorithms.

■ Characterize processors in environments not easily characterized by benchmarking.
■ Help system developers bring up and debug their systems.

\section*{E. 2 Programming Model}

The example Performance Monitor facility defines a set of Performance Monitor Registers (PMRs) that are used to collect and control performance data collection and an interrupt to allow intervention by software. The PMRs provide various controls and access to collected data. They are categorized as follows:

■ Counter registers. These registers are used for data collection. The occurrence of selected events are counted here. These registers are named PMC0..15. User and supervisor level access to these registers is through different PMR numbers allowing different access rights.
- Global controls. This register control global settings of the Performance Monitor facility and affect all counters. This register is named PMGCO. User and supervisor level access to these registers is through different PMR numbers allowing different access rights. In addition, a bit in the MSR ( \(\mathrm{MSR}_{\text {PMM }}\) ) is defined to enable/disable counting.
- Local controls. These registers control settings that apply only to a particular counter. These registers are named PMLCa0.. 15 and PMLCb0..15. User and supervisor level access to these registers is through different PMR numbers allowing different access rights. Each set of local control registers (PMLCan and PMLCbn) contains controls that apply to the associated same numbered counter register (e.g. PMLCa0 and PMLCbO contain controls for PMC0 while PMLCa1 and PMLCb1 contain controls for PMC1).

\section*{Assembler Note}

The counter registers, global controls, and local controls have alias names which cause the assembler to use different PMR numbers. The names PMC0...15, PMGC0, PMLCa0...15, and PMLCb0... 15 cause the assembler to use the supervisor level PMR number, and the names UPMC0...15, UPMGC0, UPMLCa0...15, and UPMLCbO... 15 cause the assembler to use the user-level PMR number.

A given implementation may implement fewer counter registers (and their associated control registers) than are architected. Architected counter and counter control registers that are not implemented behave the same as unarchitected Performance Monitor Registers.

PMRs are described in Section E.3.
Software uses the global and local controls to select which events are counted in the counter registers, when such events should be counted, and what action
should be taken when a counter overflows. Software can use the collected information to determine performance attributes of a given segment of code, a process, or the entire software system. PMRs can be read by software using the mfpmr instruction and PMRs can be written by using the mtpmr instruction. Both instructions are described in Section E.4.

Since counters are defined as 32 -bit registers, it is possible for the counting of some events to overflow. A Performance Monitor interrupt is provided that can be programmed to occur in the event of a counter overflow. The Performance Monitor interrupt is described in detail in Section E.2.5 and Section E.2.6.

\section*{E.2.1 Event Counting}

Event counting can be configured in several different ways. This section describes configurability and specific unconditional counting modes.

\section*{E.2.2 Processor Context Configurability}

Counting can be enabled if conditions in the processor state match a software-specified condition. Because a software task scheduler may switch a processor's execution among multiple processes and because statistics on only a particular process may be of interest, a facility is provided to mark a process. The Performance Monitor mark bit, MSR \({ }_{\text {PMM }}\), is used for this purpose. System software may set this bit to 1 when a marked process is running. This enables statistics to be gathered only during the execution of the marked process. The states of \(M S R_{P R}\) and \(M S R_{P M M}\) together define a state that the processor (supervisor or user) and the process (marked or unmarked) may be in at any time. If this state matches an individual state specified by the PMLCa \(n_{\text {FCS }}, \quad\) PMLCan \({ }_{F C U}, \quad\) PMLCan \(n_{\text {FCM1 }}\) and PMLCan \(n_{\text {FCMO }}\) fields in PMLCan (the state for which monitoring is enabled), counting is enabled for PMCn.
Each event, on an implementation basis, may count regardless of the value of \(\mathrm{MSR}_{\text {РMм }}\). The counting behavior of each event should be documented in the User's Manual.
The processor states and the settings of the PMLCan \(n_{\text {FCS }}\), PMLCan \(n_{\text {FCU }}\) PMLCan \(n_{\text {FCM1 }}\) and PMLCan \(n_{\text {FCMO }}\) fields in PMLCan necessary to enable
monitoring of each processor state are shown in Figure 41.
\begin{tabular}{|c|c|c|c|c|}
\hline Processor State & FCS & FCU & FCM1 & FCM0 \\
\hline Marked & 0 & 0 & 0 & 1 \\
\hline Not marked & 0 & 0 & 1 & 0 \\
\hline Supervisor & 0 & 1 & 0 & 0 \\
\hline User & 1 & 0 & 0 & 0 \\
\hline Marked and supervisor & 0 & 1 & 0 & 1 \\
\hline Marked and user & 1 & 0 & 0 & 1 \\
\hline Not marked and supervisor & 0 & 1 & 1 & 0 \\
\hline Not mark and user & 1 & 0 & 1 & 0 \\
\hline All & 0 & 0 & 0 & 0 \\
\hline None & X & X & 1 & 1 \\
\hline None & 1 & 1 & X & X \\
\hline
\end{tabular}

Figure 41. Processor States and PMLCan Bit Settings
Two unconditional counting modes may be specified:
■ Counting is unconditionally enabled regardless of the states of \(M_{\text {PRMM }}\) and \(M_{\text {PR }}\). This can be accomplished by setting \(\mathrm{PMLCa} n_{\text {FCS }}\), \(\mathrm{PMLCa}_{\mathrm{FCU}}, \mathrm{PMLCa} n_{\mathrm{FCM}} 1\), and PMLCan \(n_{\text {FCM }}\) to 0 for each counter control.
- Counting is unconditionally disabled regardless of the states of \(M S R_{P M M}\) and \(M S R_{P R}\). This can be accomplished by setting \(\mathrm{PMGCO}_{\text {FAC }}\) to 1 or by setting PMLCan \(n_{\text {FC }}\) to 1 for each counter control. Alternatively, this can be accomplished by setting PMLCan \(n_{\text {FCM } 1}\) to 1 and PMLCan \(n_{\text {FCM }}\) to 1 for each counter control or by setting \(\mathrm{PMLCan}_{\text {FCS }}\) to 1 and PMLCan \(n_{\text {FCU }}\) to 1 for each counter control.

\section*{Programming Note}

Events may be counted in a fuzzy manner. That is, events may not be counted precisely due to the nature of an implementation. Users of the Performance Monitor facility should be aware that an event may be counted even if it was precisely filtered, though it should not have been. In general such discrepancies are statistically unimportant and users should not assume that counts are explicitly accurate.

\section*{E.2.3 Event Selection}

Events to count are determined by placing an implementation defined event value into the PMLCa0.. \(15_{\text {EVENT }}\) field. Which events may be programmed into which counter are implementation specific and should be defined in the User's Manual. In general, most events may be programmed into any of the implementation available counters. Programming a
counter with an event that is not supported for that counter gives boundedly undefined results.

\section*{Programming Note}

Event name and event numbers will differ greatly across implementations and software should not expect that events and event names will be consistent.

\section*{E.2.4 Thresholds}

Thresholds are values that must be exceeded for an event to be counted. Threshold values are programmed in the PMLCb0..15 Threshold field. The events which may be thresholded and the units of each event that may be thresholded are implementation-dependent. Programming a threshold value for an event that is not defined to use a threshold gives boundedly undefined results.

\section*{E.2.5 Performance Monitor Exception}

A Performance Monitor exception occurs when counter overflow detection is enabled and a counter overflows. More specifically, for each counter register \(n\), if \(\mathrm{PMGCO}_{\text {PMIE }}=1\) and \(\mathrm{PMLCan} n_{\mathrm{CE}}=1\) and \(\mathrm{PMCn} n_{\mathrm{OV}}=1\) and \(M^{M S R}{ }_{E E}=1\), a Performance Monitor exception is said to exist. The Performance Monitor exception condition will cause a Performance Monitor interrupt if the exception is the highest priority exception.

The Performance Monitor exception is level sensitive and the exception condition may cease to exist if any of the required conditions fail to be met. Thus it is possible for a counter to overflow and continue counting events until \(\mathrm{PMCn}_{\mathrm{OV}}\) becomes 0 without taking a Performance Monitor interrupt if \(\mathrm{MSR}_{\mathrm{EE}}=0\) during the overflow condition. To avoid this, software should program the counters to freeze if an overflow condition is detected (see Section E.3.4).

\section*{E.2.6 Performance Monitor Interrupt}

A Performance Monitor interrupt occurs when a Performance Monitor exception exists and no higher priority exception exists. When a Performance Monitor interrupt occurs, SRR0 and SRR1 record the current state of the NIA and the MSR, the MSR is set to handle the interrupt, and instruction execution resumes at IVPR \(_{0: 47}\) || IVOR35 \(48: 59\) || \(0 b 0000\).
The Performance Monitor interrupt is precise and asynchronous.

\section*{Programming Note}

When taking a Performance Monitor interrupt software should clear the overflow condition by reading the counter register and setting the counter register to a non-overflow value since the normal return from the interrupt will set \(\mathrm{MSR}_{\mathrm{EE}}\) back to 1 .

\section*{E. 3 Performance Monitor Registers}

\section*{E.3.1 Performance Monitor Global Control Register 0}

The Performance Monitor Global Control Register 0 (PMGC0) controls all Performance Monitor counters.
\begin{tabular}{|l|}
\hline \\
\hline 32 \\
\hline
\end{tabular}

Figure 42. [User] Performance Monitor Global Control Register 0

These bits are interpreted as follows:

Freeze All Counters (FAC)
The FAC bit is sticky; that is, once set to 1 it remains set to 1 until it is set to 0 by an mtpmr instruction.

0 The PMCs can be incremented (if enabled by other Performance Monitor control fields).
1 The PMCs can not be incremented.
Performance Monitor Interrupt Enable (PMIE)
0 Performance Monitor interrupts are disabled.
1 Performance Monitor interrupts are enabled and occur when an enabled condition or event occurs. Enabled conditions and events are described in Section E.2.5.

Freeze Counters on Enabled Condition or Event (FCECE)
Enabled conditions and events are described in Section E.2.5.
0 The PMCs can be incremented (if enabled by other Performance Monitor control fields).
1 The PMCs can be incremented (if enabled by other Performance Monitor control fields) only until an enabled condition or event occurs. When an enabled condition or event occurs, \(\mathrm{PMGCO}_{\text {FAC }}\) is set to 1 . It is the user's responsibility to set \(\mathrm{PMGCO}_{\text {FAC }}\) to 0 .

\section*{35:63 Reserved}

The UPMGC0 register is an alias to the PMGC0 register for user mode read only access.

\section*{E.3.2 Performance Monitor Local Control A Registers}

The Performance Monitor Local Control A Registers 0 through 15 (PMLCa0..15) function as event selectors and give local control for the corresponding numbered Performance Monitor counters. PMLCa works with the corresponding numbered PMLCb register.


Figure 43. [User] Performance Monitor Local Control A Registers
PMLCa is set to 0 at reset. These bits are interpreted as follows:
Bit Description
\(32 \quad\) Freeze Counter (FC)
0 The PMC can be incremented (if enabled by other Performance Monitor control fields).
1 The PMC can not be incremented.

36 Freeze Counter while Mark is Cleared (FCMO)
0 The PMC can be incremented (if enabled by other Performance Monitor control fields).
1 The PMC can not be incremented if \(\mathrm{MSR}_{\mathrm{PMM}}\) is 0 .
Condition Enable (CE)

0 Overflow conditions for PMCn cannot occur (PMCn cannot cause interrupts, cannot freeze counters)
1 Overflow conditions occur when the most-significant-bit of PMC \(n\) is equal to 1 .

It is recommended that CE be set to 0 when counter PMCn is selected for chaining; see Section E.5.1.
38:40 Reserved
41:47 Event Selector (EVENT)
Up to 128 events selectable; see Section E.2.3.

48:53 Setting is implementation-dependent.
54:63 Reserved
The UPMLCa0.. 15 registers are aliases to the PMLCa0.. 15 registers for user mode read only access.

\section*{E.3.3 Performance Monitor Local Control B Registers}

The Performance Monitor Local Control B Registers 0 through 15 (PMLCb0..15) specify a threshold value and a multiple to apply to a threshold event selected for the corresponding Performance Monitor counter. Threshold capability is implementation counter dependent. Not all events or all counters of an implementation are guaranteed to support thresholds. PMLCb works with the corresponding numbered PMLCa register.
\begin{tabular}{|l|}
\hline \multicolumn{2}{|c|}{ PMLCb0.. 15} \\
\hline 32
\end{tabular}

Figure 44. [User] Performance Monitor Local Control B Register

PMLCb is set to 0 at reset. These bits are interpreted as follows:
Bit Description
32:52 Reserved
53:55 Threshold Multiple (THRESHMUL)
000 Threshold field is multiplied by 1 (THRESHOLD \(\times 1\) )
001 Threshold field is multiplied by 2 (THRESHOLD \(\times 2\) )
010 Threshold field is multiplied by 4 (THRESHOLD \(\times 4\) )
011 Threshold field is multiplied by 8 (THRESHOLD \(\times 8\) )
100 Threshold field is multiplied by 16 (THRESHOLD \(\times 16\) )
101 Threshold field is multiplied by 32 (THRESHOLD \(\times 32\) )
110 Threshold field is multiplied by 64 (THRESHOLD \(\times 64\) )

\section*{111 Threshold field is multiplied by 128 (THRESHOLD \(\times 128\) )}

56:57 Reserved
58:63 Threshold (THRESHOLD)
Only events that exceed the value THRESHOLD multiplied as described by THRESHMUL are counted. Events to which a threshold value applies are implementation-dependent as are the unit (for example duration in cycles) and the granularity with which the threshold value is interpreted.

\section*{Programming Note}

By varying the threshold value, software can obtain a profile of the event characteristics subject to thresholding. For example, if PMC1 is configured to count cache misses that last longer than the threshold value, software can measure the distribution of cache miss durations for a given program by monitoring the program repeatedly using a different threshold value each time.

The UPMLCb0.. 15 registers are aliases to the PMLCb0.. 15 registers for user mode read only access.

\section*{E.3.4 Performance Monitor Counter Registers}

The Performance Monitor Counter Registers (PMC0..15) are 32-bit counters that can be programmed to generate interrupt signals when they overflow. Each counter is enabled to count up to 128 events.


Figure 45. [User] Performance Monitor Counter Registers

PMCs are set to 0 at reset. These bits are interpreted as follows:

\section*{Bit Description}

32 Overflow (OV)
0 Counter has not reached an overflow state.
1 Counter has reached an overflow state.
33:63 Counter Value (CV)
Indicates the number of occurrences of the specified event.

The minimum value for a counter is \(0\left(0 \times 0000 \_0000\right)\) and the maximum value is 4,294,967,295 ( \(0 x F F F F\) _FFFF). A counter can increment up to the maximum value and then wraps to the minimum value. A counter enters the overflow state when the high-order bit is set to 1 , which normally occurs only when the
counter increments from a value below 2,147,483,648 ( \(0 \times 8000 \_0000\) ) to a value greater than or equal to 2,147,483,648 (0x8000_0000).
Several different actions may occur when an overflow state is reached, depending on the configuration:
- If PMLCan \(n_{C E}\) is 0 , no special actions occur on overflow: the counter continues incrementing, and no exception is signaled.
- If PMLCan \(n_{\text {CE }}\) and \(P M G C 0_{\text {FCECE }}\) are 1 , all counters are frozen when PMCn overflows.
- If \(P M L C a n_{\text {CE }}, ~ P M G C 0{ }_{\text {PMIE }}\), and \(\mathrm{MSR}_{\text {EE }}\) are 1 , an exception is signalled when PMCn reaches overflow. Note that the interrupts are masked by setting \(\mathrm{MSR}_{\mathrm{EE}}\) to 0 . An overflow condition may be present while \(\mathrm{MSR}_{\mathrm{EE}}\) is zero, but the interrupt is not taken until \(M^{M S R}\) EE is set to 1 .
If an overflow condition occurs while \(\mathrm{MSR}_{\mathrm{EE}}\) is 0 (the exception is masked), the exception is still signalled once \(M S R_{E E}\) is set to 1 if the overflow condition is still present and the configuration has not been changed in the meantime to disable the exception; however, if \(M_{\text {MSE }}\) remains 0 until after the counter leaves the overflow state (MSB becomes 0), or if MSR EE remains 0 until after PMLCan \({ }_{\text {CE }}\) or \(\mathrm{PMGC0}_{\text {PMIE }}\) are set to 0 , the exception does not occur.

\section*{Programming Note}

Loading a PMC with an overflowed value can cause an immediate exception. For example, if \(\mathrm{PMLCan}_{\mathrm{CE}}, \mathrm{PMGC0}\) PMIE, and \(\mathrm{MSR}_{\text {EE }}\) are all 1 , and an mtpmr loads an overflowed value into a PMCn that previously held a non-overflowed value, then an interrupt will be generated before any event counting has occurred.

The following sequence is generally recommended for setting the counter values and configurations.
1. Set \(P M G C 0_{F A C}\) to 1 to freeze the counters.
2. Perform a series of mtpmr operations to initialize counter values and configure the control registers
3. Release the counters by setting \(P M G C 0_{\text {FAC }}\) to 0 with a final mtpmr.

\section*{E. 4 Performance Monitor Instructions}

\section*{Move From Performance Monitor Register XFX-form}
mfpmr RT,PMRN
\begin{tabular}{|c|c|cc|c|c|}
\hline 31 & RT & & pmrn & & 334 \\
\(0^{2}\) & & & 11 & & \\
\hline
\end{tabular}
```

n}\leftarrow\mp@subsup{\operatorname{pmrn}}{5:9}{||pmrn
if length(PMR(n)) = 64 then
RT}\leftarrow\operatorname{PMR}(n
else
RT}\leftarrow\mp@subsup{}{}{32}0||\operatorname{PMR}(\textrm{n})32:6

```

Let PMRN denote a Performance Monitor Register number and PMR the set of Performance Monitor Registers.

The contents of the designated Performance Monitor Register are placed into register RT.
The list of defined Performance Monitor Registers and their privilege class is provided in Figure 46.

Execution of this instruction specifying a defined and privileged Performance Monitor Register when \(M_{P R}=1\) will result in a Privileged Instruction exception.
Execution of this instruction specifying an undefined Performance Monitor Register will either result in an Illegal Instruction exception or will produce an undefined value for register RT.

\section*{Special Registers Altered:}

None

\section*{Move To Performance Monitor Register XFX-form}

\section*{mtpmr PMRN,RS}
\begin{tabular}{|c|c|cc|c|c|}
\hline 31 & RS & & pmrn & & 462 \\
\hline 6 & & & 11 & & \\
\hline
\end{tabular}
```

n}\leftarrow\mp@subsup{\operatorname{pmrn}}{5:9}{|}|\mp@subsup{pmrrn}{0:4}{
if length(PMR (n)) = 64 then
PMR (n) \leftarrow(RS)
else
PMR (n) \leftarrow(RS) 32:63

```

Let PMRN denote a Performance Monitor Register number and PMR the set of Performance Monitor Registers.

The contents of the register RS are placed into the designated Performance Monitor Register.
The list of defined Performance Monitor Registers and their privilege class is provided in Figure 46.

Execution of this instruction specifying a defined and privileged Performance Monitor Register when \(M S R_{P R}=1\) will result in a Privileged Instruction exception.
Execution of this instruction specifying an undefined Performance Monitor Register will either result in an Illegal Instruction exception or will perform no operation.
Special Registers Altered:
None
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{decimal} & PMR \({ }^{1}\) & \multirow[b]{2}{*}{Register Name} & \multicolumn{2}{|l|}{Privileged} & \multirow[b]{2}{*}{Cat} \\
\hline & \(\mathbf{p m r n}_{5: 9} \mathbf{p m r n}_{0: 4}\) & & mtpmr & mfpmr & \\
\hline 0-15 & 00000 0xxxx & PMC0.. 15 & - & no & E.PM \\
\hline 16-31 & 00000 1xxxx & PMC0.. 15 & yes & yes & E.PM \\
\hline 128-143 & 00100 0xxxx & PMLCA0.. 15 & - & no & E.PM \\
\hline 144-159 & 00100 1xxxx & PMLCA0.. 15 & yes & yes & E.PM \\
\hline 256-271 & 01000 0xxxx & PMLCB0.. 15 & - & no & E.PM \\
\hline 272-287 & 01000 1xxxx & PMLCB0.. 15 & yes & yes & E.PM \\
\hline 384 & 0110000000 & PMGC0 & - & no & E.PM \\
\hline 400 & 0110010000 & PMGC0 & yes & yes & E.PM \\
\hline
\end{tabular}
- This register is not defined for this instruction.

1 Note that the order of the two 5-bit halves of the PMR number is reversed.
Figure 46. Embedded.Peformance Monitor PMRs

\section*{E. 5 Performance Monitor Software Usage Notes}

\section*{E.5.1 Chaining Counters}

An implementation may contain events that are used to "chain" counters together to provide a larger range of event counts. This is accomplished by programming the desired event into one counter and programming another counter with an event that occurs when the first counter transitions from 1 to 0 in the most significant bit.

The counter chaining feature can be used to decrease the processing pollution caused by Performance Monitor interrupts, (things like cache contamination, and pipeline effects), by allowing a higher event count than is possible with a single counter. Chaining two counters together effectively adds 32 bits to a counter register where the first counter's carry-out event acts like a carry-out feeding the second counter. By defining the event of interest to be another PMC's overflow generation, the chained counter increments each time the first counter rolls over to zero. Multiple counters may be chained together.

Because the entire chained value cannot be read in a single instruction, an overflow may occur between counter reads, producing an inaccurate value. A sequence like the following is necessary to read the complete chained value when it spans multiple counters and the counters are not frozen. The example shown is for a two-counter case.
```

loop:
mfpmr Rx,pmctr1 \#load from upper counter
mfpmr Ry,pmctr0 \#load from lower counter
mfpmr Rz,pmctr1 \#load from upper counter
cmp cr0,0,Rz,Rx \#see if 'old' = 'new'
bc 4,2,1oop
\#loop if carry occurred between reads

```

The comparison and loop are necessary to ensure that a consistent set of values has been obtained. The above sequence is not necessary if the counters are frozen.

\section*{E.5.2 Thresholding}

Threshold event measurement enables the counting of duration and usage events. Assume an example event, dLFB load miss cycles, requires a threshold value. A dLFB load miss cycles event is counted only when the number of cycles spent recovering from the miss is greater than the threshold. If the event is counted on two counters and each counter has an individual threshold, one execution of a performance monitor program can sample two different threshold values. Measuring code performance with multiple concurrent thresholds expedites code profiling significantly.

\section*{Book VLE:}

Power ISA Operating Environment Architecture -
Variable Length Encoding (VLE) Environment

\title{
Chapter 1. Variable Length Encoding Introduction
}
1.1 Overview. . . . . . . . . . . . . . . . . . . 663
1.2 Documentation Conventions. . . . . 664
1.2.1 Description of Instruction Operation 664
1.3 Instruction Mnemonics and Operands 664
1.4 VLE Instruction Formats . . . . . . . . 664
1.4.1 BD8-form (16-bit Branch Instructions) . . . . . . . . . . . . . . . . . . . . . . . . . 664
1.4.2 C-form (16-bit Control Instructions). 664
1.4.3 IM5-form (16-bit register + immediate Instructions) . . . . . . . . . . . . . . . . . . . 664
1.4.4 OIM5-form (16-bit register + offset immediate Instructions). . . . . . . . . . . . 664
1.4.5 IM7-form (16-bit Load immediate Instructions) 664
1.4.6 R-form (16-bit Monadic Instructions) ..... 665
1.4.7 ..... 665
1.4.8 SD4-form (16-bit Load/Store Instruc-
tions) ..... 665
1.4.9 BD15-form ..... 665
1.4.10 BD24-form ..... 665
1.4.11 D8-form ..... 665
1.4.12 I16A-form ..... 665
1.4.13 I16L-form ..... 665
1.4.14 M-form ..... 665
1.4.15 SCI8-form ..... 665
1.4.16 LI20-form ..... 665
1.4.17 Instruction Fields ..... 665

This chapter describes computation modes, document conventions, a processor overview, instruction formats, storage addressing, and instruction addressing.

\subsection*{1.1 Overview}

Variable Length Encoding (VLE) is a code density optimized re-encoding of much of the instruction set defined by Books I, II, and III-E using both 16-bit and 32-bit instruction formats.

VLE offers more efficient binary representations of applications for the embedded processor spaces where code density plays a major role in affecting overall system cost, and to a somewhat lesser extent, performance.

VLE is a supplement to the instruction set defined by Book I-III and code pages using VLE encoding or nonVLE encoding can be intermingled in a system providing focus on both high performance and code density where most needed.

VLE provides alternative encodings to instructions defined in Books I-III to enable reduced code footprint. This set of alternative encodings is selected on a page basis. A single storage attribute bit selects between
standard instruction encodings and VLE instructions for that page of memory.

Instruction encodings in pages marked as VLE are either 16 or 32 bits long, and are aligned on 16-bit boundaries. Because of this, all instruction pages marked as VLE are required to use Big-Endian byte ordering.

The programming model uses the same register set with both instruction set encodings, although some registers are not accessible by VLE instructions using the 16-bit formats and not all condition register (CR) fields are used by Conditional Branch instructions or instructions that access the condition register executing from a VLE instruction page. In addition, immediate fields and displacements differ in size and use, due to the more restrictive encodings imposed by VLE instruction formats.

VLE additional instruction fields are described in Section 1.4.17, "Instruction Fields".

Other than the requirement of Big-Endian byte ordering for instruction pages and the additional storage attribute to identify whether the instruction page corresponds to a VLE section of code, VLE complies with the memory model, register model, timer facilities, debug facilities, and interrupt/exception model defined
in Book I-III and therefore execute in the same environment as non-VLE instructions.

\subsection*{1.2 Documentation Conventions}

Book VLE adheres to the documentation conventions defined inSection 1.3 of Book I. Note however that this book defines instructions that apply to the User Instruction Set Architecture, the Virtual Environment Architecture, and the Operating Environment Architecture.

\subsection*{1.2.1 Description of Instruction Operation}

The RTL (register transfer language) descriptions in Book VLE conform to the conventions described in Section 1.3.4 of Book I.

\subsection*{1.3 Instruction Mnemonics and Operands}

The description of each instruction includes the mnemonic and a formatted list of operands. VLE instruction semantics are either identical or similar to those of other instructions in the architecture. Where the semantics, side-effects, and binary encodings are identical, the standard mnemonics and formats are used. Such unchanged instructions are listed and appropriately referenced, but the instruction definitions are not replicated in this book. Where the semantics are similar but the binary encodings differ, the standard mnemonic is typically preceded with an \(\boldsymbol{e}\) _ to denote a VLE instruction. To distinguish between similar instructions available in both 16- and 32-bit forms under VLE and standard instructions, VLE instructions encoded with 16 bits have an se_ prefix. The following are examples:
stwx RS,RA,RB // standard Book I instruction
e_stw RS,D(RA) // 32-bit VLE instruction
se_stw RZ, SD4 (RX) // 16-bit VLE instruction

\subsection*{1.4 VLE Instruction Formats}

All VLE instructions to be executed are either two or four bytes long and are halfword-aligned in storage. Thus, whenever instruction addresses are presented to the processor (as in Branch instructions), the low-order bit is treated as 0 . Similarly, whenever the processor generates an instruction address, the low-order bit is zero.
The format diagrams given below show horizontally all valid combinations of instruction fields. Only those formats that are unique to VLE-defined instructions are included here. Instruction forms that are available in VLE or non-VLE mode are described in Section 1.6 of Book I and are not repeated here.

In some cases an instruction field must contain a particular value. If a field that must contain a particular value does not contain that value, the instruction form is invalid and the results are as described for invalid instruction forms in Book I.

VLE instructions use split field notation as defined in Section 1.6 of Book I.

\subsection*{1.4.1 BD8-form (16-bit Branch Instructions)}
\begin{tabular}{|c|c|c|c|}
0 & \multicolumn{1}{c}{5} & 67 & \\
\begin{tabular}{|c|c|c|c|}
\hline OPCD & BO16 & BI16 & BD8 \\
\hline OPCD & \(\times\) & LK & BD8 \\
\hline
\end{tabular}
\end{tabular}

Figure 1. BD8 instruction format

\subsection*{1.4.2 C-form (16-bit Control Instructions)}


Figure 2. \(\mathbf{C}\) instruction format

\subsection*{1.4.3 IM5-form (16-bit register + immediate Instructions)}


Figure 3. IM5 instruction format

\subsection*{1.4.4 OIM5-form (16-bit register + offset immediate Instructions)}


Figure 4. OIM5 instruction format

\subsection*{1.4.5 IM7-form (16-bit Load immediate Instructions)}
\begin{tabular}{|l|l|l|}
\hline 0 & & \\
\hline OPCD & UI7 & RX \\
\hline
\end{tabular}

Figure 5. IM7 instruction format

\subsection*{1.4.6 R-form (16-bit Monadic Instructions)}
\begin{tabular}{|l|l|l|}
\hline 0 & & \multicolumn{1}{|c|}{} \\
\hline OPCD & XO & RX \\
\hline
\end{tabular}

Figure 6. R instruction format

\subsection*{1.4.7 RR-form (16-bit Dyadic Instructions)}
\begin{tabular}{|c|c|c|c|}
\hline & \multicolumn{2}{|l|}{67} & \({ }^{12} \quad 15\) \\
\hline OPCD & XO & RY & RX \\
\hline OPCD & \({ }_{\circ}^{\times 1}\) & RY & RX \\
\hline OPCD & xo & ARY & RX \\
\hline OPCD & xo & RY & ARX \\
\hline
\end{tabular}

Figure 7. RR instruction format

\subsection*{1.4.8 SD4-form (16-bit Load/Store Instructions)}
\[
\begin{array}{|l|l|l|l|}
\hline 0 & 4 & 8 & 12 \\
\hline \text { OPCD } & \text { SD4 } & \mathrm{RZ} & \mathrm{RX} \\
\hline
\end{array}
\]

Figure 8. SD4 instruction format

\subsection*{1.4.9 BD15-form}


Figure 9. BD15 instruction format

\subsection*{1.4.10 BD24-form}
\begin{tabular}{|c|c|c|c|}
\hline , & 67 & & 31 \\
\hline OPCD & 0 & BD24 & LK \\
\hline
\end{tabular}

Figure 10. BD24 instruction format

\subsection*{1.4.11 D8-form}
\begin{tabular}{|l|l|l|l|l|}
\hline 0 & \multicolumn{2}{|c|}{\({ }^{6}\) OPCD } & RT & RA \\
XO & D8 \\
\hline OPCD & RS & RA & XO & D8 \\
\hline
\end{tabular}

Figure 11. D8 instruction format

\subsection*{1.4.12 I16A-form}
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|c}{\({ }^{6}\) OPCD } & si & RA & XO \\
\hline OPCD & ui & RA & XO & si \\
\hline
\end{tabular}

Figure 12. I16A instruction format

\subsection*{1.4.13 I16L-form}
\begin{tabular}{|l|l|l|l|l|}
\hline \multicolumn{1}{|c|}{ OPCD } & RT & ui & XO & ui \\
\hline
\end{tabular}

Figure 13. I16L instruction format

\subsection*{1.4.14 M-form}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline & & & & \multicolumn{2}{|l|}{\({ }^{26}\)} & \({ }^{31}\) \\
\hline OPCD & RS & RA & SH & MB & ME & \({ }_{0}^{x}\) \\
\hline OPCD & RS & RA & SH & MB & ME & \({ }^{\mathrm{x}}\) \\
\hline
\end{tabular}

Figure 14. \(M\) instruction format

\subsection*{1.4.15 SCl8-form}


Figure 15. SC18 instruction format

\subsection*{1.4.16 LI20-form}
\begin{tabular}{|l|l|l|l|l|l|l|}
\hline OPCD & RT & li20 & XO & li20 & li20 \\
\hline
\end{tabular}

Figure 16. LI20 instruction format

\subsection*{1.4.17 Instruction Fields}

VLE uses instruction fields defined in Section 1.6.22 of Book I as well as VLE-defined instruction fields defined below.

ARX (12:15)
Field used to specify an "alternate" General Purpose Register in the range R8:R23 to be used as a destination.

ARY (8:11)
Field used to specify an "alternate" General Purpose Register in the range R8:R23 to be used as a source.

BD8 (8:15), BD15 (16:30), BD24 (7:30)
Immediate field specifying a signed two's complement branch displacement which is concatenated on the right with 0b0 and signextended to 64 bits.

BD15. (Used by 32-bit branch conditional class instructions) A 15-bit signed displacement that is sign-extended and shifted left one bit (concatenated with 0 bO ) and then added to the current instruction address to form the branch target address.

BD24. (Used by 32-bit branch class instructions) A 24-bit signed displacement that is sign-extended and shifted left one bit (concatenated with 0 bO ) and then added to the current instruction address to form the branch target address.
BD8. (Used by 16-bit branch and branch conditional class instructions) An 8-bit signed displacement that is sign-extended and shifted left one bit (concatenated with 0 bO ) and then added to the current instruction address to form the branch target address.
BI16 (6:7), BI32 (12:15)
Field used to specify one of the Condition Register fields to be used as a condition of a Branch Conditional instruction.
BO16 (5), BO32 (10:11)
Field used to specify whether to branch if the condition is true, false, or to decrement the Count Register and branch if the Count Register is not zero in a Branch Conditional instruction.

BF32 (9:10)
Field used to specify one of the Condition Register fields to be used as a target of a compare instruction.
D8 (24:31)
The D8 field is a 8-bit signed displacement which is sign-extended to 64 bits.
\(F\) (21) Fill value used to fill the remaining 56 bits of a scaled-immediate 8 value.
LI20 (17:20 || 11:15 || 21:31) A 20-bit signed immediate value which is signextended to 64 bits for the e_li instruction.
\(\operatorname{LK}(7,16,31)\)
LINK bit.
0 Do not set the Link Register.

1 Set the Link Register. The sum of the value 2 or 4 and the address of the Branch instruction is placed into the Link Register.
OIM5 (7:11)
Offset Immediate field used to specify a 5-bit unsigned fixed-point value in the range [1:32] encoded as [0:31]. Thus the binary encoding of 0 b 00000 represents an immediate value of 1, 0b00001 represents an immediate value of 2, and so on.

OPCD ( \(0: 3,0: 4,0: 5,0: 9,0: 14,0: 15\) ) Primary opcode field.
Rc (6, 7, 20, 31)
RECORD bit.
0 Do not alter the Condition Register.
1 Set Condition Register Field 0.
RX (12:15)
Field used to specify a General Purpose Register in the ranges \(\mathrm{R0}: \mathrm{R7}\) or \(\mathrm{R} 24: \mathrm{R} 31\) to be used as a source or as a destination. R0 is encoded as 0b0000, R1 as 0b0001, etc. R24 is encoded as 0b1000, R25 as 0b1001, etc.
RY (8:11)
Field used to specify a General Purpose Register in the ranges R0:R7 or R24:R31 to be used as a source. R0 is encoded as \(0 b 0000\), R1 as 0b0001, etc. R24 is encoded as Ob1000, R25 as 0b1001, etc.
RZ (8:11)
Field used to specify a General Purpose Register in the ranges R0:R7 or R24:R31 to be used as a source or as a destination for load/ store data. R0 is encoded as 0b0000, R1 as 0b0001, etc. R24 is encoded as 0b1000, R25 as 0b1001, etc.
SCL (22:23)
Field used to specify a scale amount in Immediate instructions using the SCI8-form. Scaling involves left shifting by \(0,8,16\), or 24 bits.

SD4 (4:7)
Used by 16-bit load and store class instructions. The SD4 field is a 4-bit unsigned immediate value zero-extended to 64 bits, shifted left according to the size of the operation, and then added to the base register to form a 64bit EA. For byte operations, no shift is performed. For half-word operations, the immediate is shifted left one bit (concatenated with ObO). For word operations, the immediate is shifted left two bits (concatenated with Ob00).SI (6:10 || 21:31, 11:15 || 21:31)
A 16-bit signed immediate value signextended to 64 bits and used as one operand of the instruction.

UI (6:10 || 21:31, 11:15 || 21:31)
A 16-bit unsigned immediate value zeroextended to 64 bits or padded with 16 zeros and used as one operand of the instruction. The instruction encoding differs between the I16A and I16L instruction formats as shown in Section 1.4.12 and Section 1.4.13.

UI5 (7:11)
Immediate field used to specify a 5-bit unsigned fixed-point value.

UI7 (5:11)
Immediate field used to specify a 7-bit unsigned fixed-point value.

UI8 (24:31)
Immediate field used to specify an 8-bit unsigned fixed-point value.

XO (6, 6:7, 6:10, 6:11, 16, 16:19,16:23)
Extended opcode field.

\section*{Assembler Note}

For scaled immediate instructions using the SCI8form, the instruction assembly syntax requires a single immediate value, sci8, that the assembler will synthesize into the appropriate F, SCL, and UI8 fields. The F, SCL, and UI8 fields must be able to be formed correctly from the given sci8 value or the assembler will flag the assembly instruction as an error.

\section*{Chapter 2. VLE Storage Addressing}
2.1 Data Storage Addressing Modes . 669
2.2 Instruction Storage Addressing Modes 670
2.2.1 Misaligned, Mismatched, and Byte Ordering Instruction Storage Exceptions. . 670
2.2.2 VLE Exception Syndrome Bits . . 670

\begin{abstract}
A program references memory using the effective address (EA) computed by the processor when it executes a Storage Access or Branch instruction (or certain other instructions described in Book II and Book IIIE ), or when it fetches the next sequential instruction.
\end{abstract}

\subsection*{2.1 Data Storage Addressing Modes}

Table 1 lists data storage addressing modes supported by the VLE category.

\section*{Table 1: Data Storage Addressing Modes}
\begin{tabular}{|c|l|l|}
\hline \multicolumn{1}{|c|}{ Mode } & \multicolumn{1}{c|}{ Form } & \multicolumn{1}{c|}{ Description } \\
\hline \begin{tabular}{c} 
Base+16-bit displacement \\
(32-bit instruction format)
\end{tabular} & D-form & \begin{tabular}{c} 
The 16-bit D field is sign-extended and added to the contents of the GPR \\
designated by RA or to zero if RA \(=0\) to produce the EA.
\end{tabular} \\
\hline \begin{tabular}{c} 
Base+8-bit displacement \\
(32-bit instruction format)
\end{tabular} & D8-form & \begin{tabular}{c} 
The 8-bit D8 field is sign-extended and added to the contents of the GPR \\
designated by RA or to zero if RA \(=0\) to produce the EA.
\end{tabular} \\
\hline \begin{tabular}{c} 
Base+scaled 4-bit displace- \\
ment \\
(16-bit instruction format)
\end{tabular} & SD4-form & \begin{tabular}{c} 
The 4-bit SD4 field zero-extended, scaled (shifted left) according to the \\
size of the operand, and added to the contents of the GPR designated \\
by RX to produce the EA. (Note that RX \(=0\) is not a special case.)
\end{tabular} \\
\hline \begin{tabular}{l} 
Base+Index \\
(32-bit instruction format)
\end{tabular} & X-form & \begin{tabular}{c} 
The GPR contents designated by RB are added to the GPR contents \\
designated by RA or to zero if RA \(=0\) to produce the EA.
\end{tabular} \\
\hline
\end{tabular}

\subsection*{2.2 Instruction Storage Addressing Modes}

Table 2 lists instruction storage addressing modes supported by the VLE category.
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Table 2: Instruction Storage Addressing Modes} \\
\hline Mode & Description \\
\hline Taken BD24-form Branch instructions (32-bit instruction format) & The 24-bit BD24 field is concatenated on the right with 0b0, sign-extended, and then added to the address of the branch instruction. \\
\hline Taken B15-form Branch instructions (32-bit instruction format) & The 15-bit BD15 field is concatenated on the right with 0b0, sign-extended, and then added to the address of the branch instruction to form the EA of the next instruction. \\
\hline Take BD8-form Branch instructions (16-bit instruction format) & The 8-bit BD8 field is concatenated on the right with 0b0, sign-extended, and then added to the address of the branch instruction to form the EA of the next instruction. \\
\hline Sequential instruction fetching (or non-taken branch instructions) & The value 4 [2] is added to the address of the current 32-bit [16-bit] instruction to form the EA of the next instruction. If the address of the current instruction is 0xFFFF_FFFF_FFFF_FFFC [0xFFFF_FFFF_FFFF_FFFE] in 64-bit mode or 0xFFFF_FFFC [0xFFFF_FFFE] in 32-bit mode, the address of the next sequential instruction is undefined. \\
\hline Any Branch instruction with LK = 1 (32-bit instruction format) & The value 4 is added to the address of the current branch instruction and the result is placed into the LR. If the address of the current instruction is \(0 x F F F F \_F F F F \_F F F F \_F F F C\) in 64 -bit mode o r0xFFFF_FFFC in 32-bit mode, the result placed into the LR is undefined. \\
\hline Branch se_bl. se_blrl. se_bctrl instructions (16-bit instruction format) & The value 2 is added to the address of the current branch instruction and the result is placed into the LR. If the address of the current instruction is \(0 x F F F F \_F F F F \_F F F F \_F F F E\) in 64-bit mode or 0xFFFF_FFFE in 32-bit mode, the result placed into the LR is undefined. \\
\hline
\end{tabular}

\subsection*{2.2.1 Misaligned, Mismatched, and Byte Ordering Instruction Storage Exceptions}

A Misaligned Instruction Storage Exception occurs when an implementation which supports VLE attempts to execute an instruction that is not 32 -bit aligned and the VLE storage attribute is not set for the page that corresponds to the effective address of the instruction. The attempted execution can be the result of a Branch instruction which has bit 62 of the target address set to 1 or the result of an rfi, se_rfi, rfci, se_rfci, rfdi, se_rfdi, rfmci, or se_rfmci instruction which has bit 62 set in SRRO, SRRO, CSRRO, CSRRO, DSRRO, DSRRO, MCSRRO, or MCSRRO respectively. If a Misaligned Instruction Storage Exception is detected and no higher priority exception exists, an Instruction Storage Interrupt will occur setting SRR0 to the misaligned address for which execution was attempted.

A Mismatched Instruction Storage Exception occurs when an implementation which supports VLE attempts to execute an instruction that crosses a page boundary for which the first page has the VLE storage attribute set to 1 and the second page has the VLE storage attribute bit set to 0 . If a Mismatched Instruction Stor-
age Exception is detected and no higher priority exception exists, an Instruction Storage Interrupt will occur setting SRRO to the misaligned address for which execution was attempted.

A Byte Ordering Instruction Storage Exception occurs when an implementation which supports VLE attempts to execute an instruction that has the VLE storage attribute set to 1 and the E (Endian) storage attribute set to 1 for the page that corresponds to the effective address of the instruction. If a Byte Ordering Instruction Storage Exception is detected and no higher priority exception exists, an Instruction Storage Interrupt will occur setting SRRO to the address for which execution was attempted.

\subsection*{2.2.2 VLE Exception Syndrome Bits}

Two bits in the Exception Syndrome Register (ESR) (see Section 5.2.9 of Book III-E) are provided to facilitate VLE exception handling, VLEMI and MIF.
\(E^{E S R} R_{\text {VLEMI }}\) is set when an exception and subsequent interrupt is caused by the execution or attempted execution of an instruction that resides in memory with the VLE storage attribute set.
\(\mathrm{ESR}_{\text {MIF }}\) is set when an Instruction Storage Interrupt is caused by a Misaligned Instruction Storage Exception or when an Instruction TLB Error Interrupt was caused by a TLB miss on the second half of a misaligned 32-bit instruction.
\(\mathrm{ESR}_{\mathrm{BO}}\) is set when an Instruction Storage Interrupt is caused by a Mismatched Instruction Storage Exception or a Byte Ordering Instruction Storage Exception.

\section*{Programming Note}

When an Instruction TLB Error Interrupt occurs as the result of a Instruction TLB miss on the second half of a 32-bit VLE instruction that is aligned to only 16-bits, SRRO will point to the first half of the instruction and \(E_{\text {SR }}^{\text {MIF }}\) will be set to 1. Any other status posted as a result of the TLB miss (such as MAS register updates described in TYPE-FSL Memory Management) will reflect the page corresponding to the second half of the instruction which caused the Instruction TLB miss.

\title{
Chapter 3. VLE Compatibility with Books I-III
}
3.1 Overview ..... 673
3.2 VLE Processor and Storage Control Extensions ..... 673
3.2.1 Instruction Extensions ..... 673

\section*{This chapter addresses the relationship between VLE} and Books I-III.

\subsection*{3.1 Overview}

Category VLE uses the same semantics as Books I-III. Due to the limited instruction encoding formats, VLE instructions typically support reduced immediate fields and displacements, and not all operations defined by Books I-III are encoded in category VLE. The basic philosophy is to capture all useful operations, with most frequent operations given priority. Immediate fields and displacements are provided to cover the majority of ranges encountered in embedded control code. Instructions are encoded in either a 16- or 32-bit format, and these may be freely intermixed

VLE instructions cannot access floating-point registers (FPRs). VLE instructions use GPRs and SPRs with the following limitations:
- VLE instructions using the 16 -bit formats are limited to addressing GPRO-GPR7, and GPR24GPR31 in most instructions. Move instructions are provided to transfer register contents between these registers and GPR8-GPR23.
- VLE compare and bit test instructions using the 16 -bit formats implicitly set their results in CRO.
VLE instruction encodings are generally different than instructions defined by Books I-III, except that most instructions falling within primary opcode 31 are encoded identically and have identical semantics unless they affect or access a resource not supported by category VLE.

\subsection*{3.2 VLE Processor and Storage Control Extensions}

This section describes additional functionality to support category VLE.
3.2.2 MMU Extensions ..... 673
3.3 VLE Limitations ..... 673

\subsection*{3.2.1 Instruction Extensions}

This section describes extensions to support VLE operations. Because instructions may reside on a half-word boundary, bit 62 is not masked by instructions that read an instruction address from a register, such as the LR, CTR, or a save/restore register 0 , that holds an instruction address:

The instruction set defined by Books I -III is modified to support halfword instruction addressing, as follows:
- For Return From Interrupt instructions, such as rfi, rfci, rfdi, and rfmci no longer mask bit 62 of the respective save/restore register 0 . The destination address is \(\operatorname{SRRO}_{0: 62}\) || \(0 \mathrm{bbO} \mathrm{CSRRO}_{0: 62} \| \mathrm{CObO}^{2}\) \(\mathrm{DSRRO}_{0: 62}\) || \(0 \mathrm{ObO}, \mathrm{MCSRRO}_{0: 62}\) || 0 ObO respectively.
- For bclr, bclrl, bcctr, and bcctrl no longer mask bit 62 of the LR or CTR. The destination address is \(\mathrm{LR}_{0: 62}| | 0 \mathrm{~b} 0\) or \(\mathrm{CTR}_{0: 62}| | \mathrm{obO}\).

\subsection*{3.2.2 MMU Extensions}

VLE operation is indicated by the VLE storage attribute. When the VLE storage attribute for a page is set to 1 , instruction fetches from that page are decoded and processed as VLE instructions. See Section 4.8.3 of Book III-E.

When instructions are executing from a page that has the VLE storage attribute set to 1 , the processor is said to be in VLE mode.

\subsection*{3.3 VLE Limitations}

VLE instruction fetches are valid only when performed in a Big-Endian mode. Attempting to fetch an instruction in a Little-Endian mode from a page with the VLE storage attribute set causes an Instruction Storage Byte-ordering exception.

Support for concurrent modification and execution of VLE instructions is implementation-dependent.

\section*{Chapter 4. Branch Operation Instructions}

\subsection*{4.1 Branch Processor Registers \\ 675}
4.1.1 Condition Register (CR). . . . . . . 675
4.1.1.1 Condition Register Setting for Compare Instructions . . . . . . . . . . . . 676
4.1.1.2 Condition Register Setting for the

Bit Test Instruction.
676
4.1.2 Link Register (LR) ..... 676
4.1.3 Count Register (CTR) ..... 676
4.2 Branch Instructions ..... 677
4.3 System Linkage Instructions ..... 680
4.4 Condition Register Instructions ..... 683

This section defines Branch instructions that can be executed when a processor is in VLE mode and the registers that support them.

\subsection*{4.1 Branch Processor Registers}

The registers that support branch operations are:
■ Section 4.1.1, "Condition Register (CR)"
- Section 4.1.2, "Link Register (LR)"
- Section 4.1.3, "Count Register (CTR)"

\subsection*{4.1.1 Condition Register (CR)}

The Condition Register (CR) is a 32-bit register which reflects the result of certain operations, and provides a mechanism for testing (and branching). The CR is more fully defined in Book I.

Category VLE uses the entire CR, but some comparison operations and all Branch instructions are limited to using CR0-CR3. The full Book I condition register field and logical operations are provided however.


Figure 17. Condition Register
The bits in the Condition Register are grouped into eight 4-bit fields, CR Field 0 (CR0) ... CR Field 7 (CR7), which are set by VLE defined instructions in one of the following ways.
- Specified fields of the condition register can be set by a move to the CR from a GPR (mtcrf, mtocrf).
- A specified CR field can be set by a move to the CR from another CR field (e_merf) or from XER \({ }_{32: 35}\) (mcrxr).
■ CR field 0 can be set as the implicit result of a fixed-point instruction.
- A specified CR field can be set as the result of a fixed-point compare instruction.
- CR field 0 can be set as the result of a fixed-point bit test instruction.

Other instructions from implemented categories may also set bits in the CR in the same manner that they would when not in VLE mode.
Instructions are provided to perform logical operations on individual CR bits and to test individual CR bits.

For all fixed-point instructions in which the Rc bit is defined and set, and for e_add2i., e_and2i., and e_and2is., the first three bits of CR field \(0\left(\mathrm{CR}_{32: 34}\right)\) are set by signed comparison of the result to zero, and the fourth bit of CR field \(0\left(\mathrm{CR}_{35}\right)\) is copied from the final state of \(X E R_{\text {SO }}\). "Result" here refers to the entire 64 -bit value placed into the target register in 64-bit mode, and to bits 32:63 of the value placed into the target register in 32-bit mode.
```

if (64-bit mode)
then M}\leftarrow
else M}\leftarrow3
if (target_register)}\mp@subsup{M}{M:63}{}<0\mathrm{ then c }\leftarrow0b10
else if (target_register)}\mp@subsup{)}{M:63}{}>0\mathrm{ then c }\leftarrow0\textrm{b}01
else c}\leftarrow0.000
CRO \leftarrow c | XER SO

```

If any portion of the result is undefined, the value placed into the first three bits of CR field 0 is undefined. The bits of CR field 0 are interpreted as shown below.

\section*{CR Bit Description}
\(32 \quad\) Negative (LT)
The result is negative.
\(33 \quad\) Positive (GT)
The result is positive.
34 Zero (EQ)
The result is 0 .

\section*{35 Summary overflow (SO)}

This is a copy of the contents of XER \(_{\text {SO }}\) at the completion of the instruction.

\subsection*{4.1.1.1 Condition Register Setting for Compare Instructions}

For compare instructions, a CR field specified by the BF operand for the e_cmph, e_cmphl, e_cmpi, and e_cmpli instructions, or CR0 for the se_cmpl, e_cmp16i, e_cmph16i, e_cmphl16i, e_cmpl16i, se_cmp, se_cmph, se_cmphl, se_cmpi, and se_cmpli instructions, is set to reflect the result of the comparison. The CR field bits are interpreted as shown below. A complete description of how the bits are set is given in the instruction descriptions and Section 5.6, "Fixed-Point Compare and Bit Test Instructions".

Condition register bits settings for compare instructions are interpreted as follows. (Note: e_cmpi, and e_cmpli instructions have a BF32 field instead of BF field; for these instructions, BF32 should be substituted for BF in the list below.)

\section*{CR Bit Description}
\(4 \times B F+32\)
Less Than (LT)
For signed fixed-point compare, (RA) or (RX) < sci8, SI, (RB), or (RY).
For unsigned fixed-point compare, (RA) or \((R X)<{ }^{\mathrm{u}}\) sci8, UI, UI5, (RB), or (RY).
\(4 \times B F+33\)
Greater Than (GT)
For signed fixed-point compare, (RA) or (RX) \(>\mathrm{sci}\), SI , (RB), or (RY).
For unsigned fixed-point compare, (RA) or \((R X)>^{u}\) sci8, UI, UI5, (RB), or (RY).
\(4 \times B F+34\)
Equal (EQ)
For fixed-point compare, (RA) or (RX) = sci8, UI, UI5, SI, (RB), or (RY).
\(4 \times B F+35\)
Summary Overflow (SO)
For fixed-point compare, this is a copy of the contents of \(X_{S O}\) at the completion of the instruction.

\subsection*{4.1.1.2 Condition Register Setting for the Bit Test Instruction}

The Bit Test Immediate instruction, se_btsti, also sets CR field 0 . See the instruction description and also Section 5.6, "Fixed-Point Compare and Bit Test Instructions".

\subsection*{4.1.2 Link Register (LR)}

VLE instructions use the Link Register (LR) as defined in Book I, although category VLE defines a subset of all variants of Book I conditional branches involving the LR.

\subsection*{4.1.3 Count Register (CTR)}

VLE instructions use the Count Register (CTR) as defined in Book I, although category VLE defines a subset of the variants of Book I conditional branches involving the CTR.

\subsection*{4.2 Branch Instructions}

The sequence of instruction execution can be changed by the branch instructions. Because VLE instructions must be aligned on half-word boundaries, the low-order bit of the generated branch target address is forced to 0 by the processor in performing the branch.
The branch instructions compute the EA of the target in one of the following ways, as described in Section 2.2, "Instruction Storage Addressing Modes"
1. Adding a displacement to the address of the branch instruction.
2. Using the address contained in the LR (Branch to Link Register [and Link]).
3. Using the address contained in the CTR (Branch to Count Register [and Link]).

Branching can be conditional or unconditional, and the return address can optionally be provided. If the return address is to be provided ( \(\mathrm{LK}=1\) ), the EA of the instruction following the branch instruction is placed into the LR after the branch target address has been computed; this is done regardless of whether the branch is taken.

In branch conditional instructions, the BI 32 or BI 16 instruction field specifies the CR bit to be tested. For 32-bit instructions using BI32, \(\mathrm{CR}_{32: 47}\) (corresponding to bits in CRO:CR3) may be specified. For 16-bit instructions using BI 16 , only \(\mathrm{CR}_{32: 35}\) (bits within CRO) may be specified.

In branch conditional instructions, the BO32 or BO16 field specifies the conditions under which the branch is taken and how the branch is affected by or affects the CR and CTR. Note that VLE instructions also have different encodings for the BO32 and BO16 fields than in Book l's BO field.

If the BO32 field specifies that the CTR is to be decremented, in 64-bit mode CTR \(_{0: 63}\) are decremented, and in 32-bit mode CTR \(_{32: 63}\) are decremented. If BO16 or BO32 specifies a condition that must be TRUE or FALSE, that condition is obtained from the contents of \(\mathrm{CR}_{\mathrm{BI} 32+32}\) or \(\mathrm{CR}_{\mathrm{BI} 16+32}\). (Note that CR bits are numbered 32:63. BI32 or BI16 refers to the condition register bit field in the branch instruction encoding. For example, specifying \(\mathrm{BI} 32=2\) refers to \(\mathrm{CR}_{34}\).)
For Figure 18 let \(M=0\) in 64 -bit mode and \(M=32\) in 32-bit mode.

Encodings for the BO32 field for VLE are shown in Figure 18.
\begin{tabular}{|c|c|}
\hline BO32 & Description \\
\hline 00 & Branch if the condition is false. \\
\hline 01 & Branch if the condition is true. \\
\hline 10 & Decrement CTR \(_{\mathrm{M}: 63}\), then branch if the decremented CTR \(_{\text {M: } 63} \neq 0\) \\
\hline 11 & Decrement CTR \(_{\mathrm{M}: 63}\), then branch if the decremented CTR \({ }_{\mathrm{M}: 63}=0\). \\
\hline
\end{tabular}

Figure 18. BO32 field encodings
Encodings for the BO16 field for VLE are shown in Figure 19.
\begin{tabular}{|c|l|}
\hline BO16 & Description \\
\hline 0 & Branch if the condition is false. \\
\hline 1 & Branch if the condition is true. \\
\hline
\end{tabular}

Figure 19. BO16 field encodings

\section*{Branch [and Link]}

BD24-form
\begin{tabular}{ll} 
e_b & target_addr \\
e_bl & target_addr
\end{tabular}
\(\begin{array}{ll}\text { e_b } & \text { target_addr } \\ \text { e_bl } & \text { target addr }\end{array}\)
(LK=0)
(LK=1)
\begin{tabular}{|l|l|l|l|}
\hline 30 & \begin{tabular}{l}
0 \\
6
\end{tabular} & 7 & BD24 \\
\hline 0 & & & LK \\
\hline
\end{tabular}

NIA \(\leftarrow_{\text {iea }} C I A+\operatorname{EXTS}(B D 24 \| 0\) b0 \()\)
if \(L K\) then \(L R \leftarrow_{\text {iea }} C I A+4\)
target_addr specifies the branch target address.
The branch target address is the sum of BD24 || 0b0 sign-extended and the address of this instruction, with the high-order 32 bits of the branch target address set to 0 in 32-bit mode.

If \(L K=1\) then the effective address of the instruction following the Branch instruction is placed into the Link Register.

\section*{Special Registers Altered:}

LR
(if \(\mathrm{LK}=1\) )

\section*{Branch Conditional [and Link] BD15-form}
\begin{tabular}{lll} 
e_bc & BO32,BI32,target_addr & \((\) LK=0 \()\) \\
e_bcl & BO32,BI32,target_addr & \((L K=1)\)
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 30 & 8 & \begin{tabular}{l}
BO 32
\end{tabular} & BI 32 & & BD15 & LK \\
\hline 0
\end{tabular}
\[
\begin{aligned}
& \text { if (64-bit mode) } \\
& \text { then } \mathrm{M} \leftarrow 0 \\
& \text { else M } \leftarrow 32 \\
& \text { if } \mathrm{BO} 032_{0} \text { then } \mathrm{CTR}_{\mathrm{M}: 63} \leftarrow \mathrm{CTR}_{\mathrm{M}: 63}-1 \\
& \text { ctr_ok } \leftarrow \neg \text { BO32 }{ }_{0} \mid\left(\left(\text { CTR }_{\text {M: } 63} \neq 0\right) \oplus \text { B032 } 1_{1}\right) \\
& \text { cond_ok } \leftarrow \mathrm{BO} 32_{0} \mid\left(\mathrm{CR}_{\mathrm{BI} 32+32} \equiv \mathrm{BO} 02_{1}\right) \\
& \text { if ctr_ok \& cond_ok then } \\
& \text { NIA } \leftarrow_{i e a}(C I A+\operatorname{EXTS}(B D 15 \| 0 b 0)) \\
& \text { else } \\
& \text { NIA } \leftarrow_{\text {iea }} \text { CIA }+4 \\
& \text { if LK then LR } \leftarrow_{\text {iea }} \text { CIA }+4
\end{aligned}
\]

The BI32 field specifies the Condition Register bit to be tested. The BO32 field is used to resolve the branch as described in Figure 18. target_addr specifies the branch target address.

The branch target address is the sum of BD15 || 0b0 sign-extended and the address of this instruction, with the high-order 32 bits of the branch target address set to 0 in 32-bit mode.

If \(\mathrm{LK}=1\) then the effective address of the instruction following the Branch instruction is placed into the Link Register.

\section*{Special Registers Altered:}

\section*{CTR}
(if \(\mathrm{BO}_{2}{ }_{0}=1\) )
(if \(\mathrm{LK}=1\) )
\begin{tabular}{|c|c|c|}
\hline \multicolumn{3}{|l|}{Branch [and Link]} \\
\hline se_b & \multicolumn{2}{|l|}{target_addr} \\
\hline se_bl & & addr \\
\hline \[
58
\] &  & BD8 \\
\hline
\end{tabular}

BD8-form
(LK=0)
(LK=1)
target_addr specifies the branch target address.
The branch target address is the sum of BD8 || 0b0 sign-extended and the address of this instruction, with the high-order 32 bits of the branch target address set to 0 in 32 -bit mode.

If \(\mathrm{LK}=1\) then the effective address of the instruction following the Branch instruction is placed into the Link Register.

\section*{Special Registers Altered:}

LR
(if \(\mathrm{LK}=1\) )

\section*{Branch Conditional Short Form BD8-form}
se_bc BO16,BI16,target_addr
\begin{tabular}{|l|l|l|ll|}
\hline 28 & BO 16 & BI 16 & & BD 8 \\
\hline
\end{tabular}
cond_ok \(\leftarrow\left(\mathrm{CR}_{\text {BI16+32 }} \equiv \mathrm{BO}\right.\) 16)
if cond_ok then
else
\[
\text { NIA } \leftarrow_{\text {iea }} \text { CIA }+\operatorname{EXTS}(\text { BD8 } \| 0 b 0)
\]

The BI16 field specifies the Condition Register bit to be tested. The BO16 field is used to resolve the branch as described in Figure 19. target_addr specifies the branch target address.
The branch target address is the sum of BD8 || 0b0 sign-extended and the address of this instruction, with the high-order 32 bits of the branch target address set to 0 in 32-bit mode.

\section*{Special Registers Altered:}

None

\section*{Branch to Count Register [and Link] C-form}
se_bctr
se_bctrl
(LK=0)
(LK=1)
\begin{tabular}{|l|l|}
\hline 03 & LK \\
\hline 0 & 15 \\
\hline
\end{tabular}
```

NIA }\mp@subsup{\leftarrow}{\mathrm{ iea }}{}\mp@subsup{CTRR}{0:62 | 0b0}{
if LK then LR }\mp@subsup{\leftarrow}{iea}{CIA + 2

```

The branch target address is \(\mathrm{CTR}_{0: 62} \| \mathrm{ObO}\) with the high-order 32 bits of the branch target address set to 0 in 32-bit mode.

If \(\mathrm{LK}=1\) then the effective address of the instruction following the Branch instruction is placed into the Link Register.
Special Registers Altered:
LR
(if \(\mathrm{LK}=1\) )

\section*{Branch to Link Register [and Link]C-form}
\begin{tabular}{ll} 
se_blr & \((\) LK=0 \()\) \\
se_blrl & \((L K=1)\)
\end{tabular}


NIA \(\leftarrow_{\text {iea }} L R_{0: 62} \| 0 \mathrm{ObO}\)
if LK then LR \(\leftarrow_{\text {iea }}\) CIA +2
The branch target address is \(\mathrm{LR}_{0: 62} \| 0 \mathrm{O} 0\) with the high-order 32 bits of the branch target address set to 0 in 32-bit mode.

If \(L K=1\) then the effective address of the instruction following the Branch instruction is placed into the Link Register.

\section*{Special Registers Altered:}

LR
(if \(\mathrm{LK}=1\) )

\subsection*{4.3 System Linkage Instructions}

The System Linkage instructions enable the program to call upon the system to perform a service and provide a means by which the system can return from performing a service or from processing an interrupt. System Linkage instructions defined by the VLE category are identical in semantics to System Linkage instructions defined


The effective address of the instruction following the System Call instruction is placed into SRR0. The contents of the MSR are copied into SRR1.
Then a System Call interrupt is generated. The interrupt causes the MSR to be set as described in Section 5.6 of Book III-E.

The interrupt causes the next instruction to be fetched from effective address
\[
\mathrm{IVPR}_{0: 47} \text { || } \mathrm{IVOR}_{48: 59} \text { || 0b0000. }
\]

This instruction is context synchronizing.

\section*{Special Registers Altered:} SRRO SRR MSR
in Book I and Book III-E with the exception of the LEV field, but are encoded differently.
se_sc provides the same functionality as the Book I (and Book III-E) instruction sc without the LEV field. se_rfi, se_rfci, se_rfdi, and se_rfmci provide the same functionality as the Book III-E instructions rfi, rfci, rfdi, and rfmci respectively.

\section*{Illegal}

C-form
se_illegal

se_illegal is used to request an lllegal Instruction exception.
The behavior is the same as if an illegal instruction was executed.

This instruction is context synchronizing.
Special Registers Altered:
SRR0 SRR1 MSR ESR

Return From Machine Check Interrupt Cform
se_rfmci


MSR \(\leftarrow\) MCSRR1
NIA \(\leftarrow_{\text {iea }} \operatorname{MCSRRO}_{0: 62} \| 0 \mathrm{Ob} 0\)
The se_rfmci instruction is used to return from a machine check class interrupt, or as a means of establishing a new context and synchronizing on that new context simultaneously.
The contents of MCSRR1 are placed into the MSR. If the new MSR value does not enable any pending exceptions, then the next instruction is fetched, under control of the new MSR value, from the address \(\operatorname{MCSRRO}_{0: 62}| | 0 \mathrm{bO}\). If the new MSR value enables one or more pending exceptions, the interrupt associated with the highest priority pending exception is generated; in this case the values placed into the save/ restore registers by the interrupt processing mechanism (see Chapter 5 of Book III-E) is the address and MSR value of the instruction that would have been executed next had the interrupt not occurred (that is, the address in MCSRR0 at the time of the execution of the se_rfmci).
This instruction is privileged and context synchronizing.

\section*{Special Registers Altered:}

MSR

Return From Critical Interrupt
C-form
se_rfci


MSR \(\leftarrow\) CSRR1
NIA \(\leftarrow_{\text {iea }} \operatorname{CSRRO}_{0: 62} \| 0 \mathrm{~b} 0\)
The se_rfci instruction is used to return from a critical class interrupt, or as a means of establishing a new context and synchronizing on that new context simultaneously.

The contents of CSRR1 are placed into the MSR. If the new MSR value does not enable any pending exceptions, then the next instruction is fetched, under control of the new MSR value, from the address \(\mathrm{CSRRO}_{0: 62}| | 0 \mathrm{bO}\). If the new MSR value enables one or more pending exceptions, the interrupt associated with the highest priority pending exception is generated; in this case the values placed into the save/restore registers by the interrupt processing mechanism (see Chapter 5 of Book III-E) is the address and MSR value of the instruction that would have been executed next had the interrupt not occurred (that is, the address in CSRR0 at the time of the execution of the se_rfci).

This instruction is privileged and context synchronizing.

\section*{Special Registers Altered:}

MSR

\section*{Return From Interrupt}

C-form
se_rfi


MSR \(\leftarrow\) SRR1
NIA \(\leftarrow_{\text {iea }} \mathrm{SRRO}_{0: 62} \|\) Ob0
The se_rfi instruction is used to return from a non-critical class interrupt, or as a means of establishing a new context and synchronizing on that new context simultaneously.
The contents of SRR1 are placed into the MSR. If the new MSR value does not enable any pending exceptions, then the next instruction is fetched under control of the new MSR value from the address \(\mathrm{SRRO}_{0: 62}| | 0 \mathrm{bO} 0\). If the new MSR value enables one or more pending exceptions, the interrupt associated with the highest priority pending exception is generated; in this case the values placed into the save/restore registers by the interrupt processing mechanism (see Chapter 5 of Book III-E) is the address and MSR value of the instruction that would have been executed next had the interrupt not occurred (that is, the address in SRRO at the time of the execution of the se_rfi).
This instruction is privileged and context synchronizing.

\section*{Special Registers Altered:}

MSR
Return From Debug Interrupt C-form
se_rfdi
\(\square\)

MSR \(\leftarrow\) DSRR1
NIA \(\leftarrow_{\text {iea }}\) DSRRO \(_{32: 62} \|\) Ob0
The se_rfdi instruction is used to return from a debug class interrupt, or as a means of establishing a new context and synchronizing on that new context simultaneously.
The contents of DSRR1 are placed into the MSR. If the new MSR value does not enable any pending exceptions, then the next instruction is fetched, under control of the new MSR value, from the address \(\mathrm{DSRRO}_{0: 62}| | 0 \mathrm{bO}\). If the new MSR value enables one or more pending exceptions, the interrupt associated with the highest priority pending exception is generated; in this case the value placed into the save/restore registers by the interrupt processing mechanism (see Chapter 5 of Book III-E) is the address of the instruction that would have been executed next had the interrupt not occurred (that is, the address in DSRR0 at the time of the execution of se_rfdi).

This instruction is privileged and context synchronizing.

\section*{Special Registers Altered:}

MSR

\section*{Corequisite Categories:}

Embedded.Enhanced Debug

\subsection*{4.4 Condition Register Instructions}

Condition Register instructions are provided to transfer values to and from various portions of the CR. Category VLE does not introduce any additional functionality beyond that defined in Book I for CR operations, but
does remap the CR-logical and morf instruction functionality into primary opcode 31. These instructions operate identically to the Book I instructions, but are encoded differently.

Condition Register AND
XL-form
e_crand BT,BA,BB
\begin{tabular}{|c|c|c|c|c|c|}
\hline 31 & BT & BA & BB & & 257 \\
\hline 16 \\
\hline
\end{tabular}
\(\mathrm{CR}_{\mathrm{BT}+32} \leftarrow \mathrm{CR}_{\mathrm{BA}+32} \& \mathrm{CR}_{\mathrm{BB}+32}\)
The bit in the Condition Register specified by BA+32 is ANDed with the bit in the Condition Register specified by \(\mathrm{BB}+32\), and the result is placed into the bit in the Condition Register specified by BT+32.
Special Registers Altered:
\(\mathrm{CR}_{\mathrm{BT}+32}\)

Condition Register Equivalent
XL-form
e_creqv BT,BA,BB
\begin{tabular}{|c|c|c|c|c|c|}
\hline 31 & BT & BA & BB & & 289 \\
\hline 16 \\
\hline
\end{tabular}
\(\mathrm{CR}_{\mathrm{BT}+32} \leftarrow \mathrm{CR}_{\mathrm{BA}+32} \equiv \mathrm{CR}_{\mathrm{BB}+32}\)
The bit in the Condition Register specified by BA+32 is XORed with the bit in the Condition Register specified by \(\mathrm{BB}+32\), and the complemented result is placed into the bit in the Condition Register specified by BT +32 .

\section*{Special Registers Altered:}
\(\mathrm{CR}_{\mathrm{BT}+32}\)

Condition Register AND with Complement XL-form
e_crandc BT,BA,BB
\begin{tabular}{|l|l|l|l|l|l|}
\hline 31 & BT & BA & BB & & 129 \\
\hline 16 \\
\hline
\end{tabular}
\(\mathrm{CR}_{\mathrm{BT}+32} \leftarrow \mathrm{CR}_{\mathrm{BA}+32} \& \neg \mathrm{CR}_{\mathrm{BB}+32}\)

The bit in the Condition Register specified by BA+32 is ANDed with the one's complement of the bit in the Condition Register specified by BB+32, and the result is placed into the bit in the Condition Register specified by BT+32.
Special Registers Altered:
\(\mathrm{CR}_{\mathrm{BT}+32}\)

Condition Register NAND
XL-form
e_crnand BT,BA,BB
\begin{tabular}{|c|c|c|c|c|c|}
\hline 31 & BT & BA & BB & & 225 \\
\hline 16 \\
\hline
\end{tabular}
\(\mathrm{CR}_{\mathrm{BT}+32} \leftarrow \neg\left(\mathrm{CR}_{\mathrm{BA}+32} \& \mathrm{CR}_{\mathrm{BB}+32}\right)\)
The bit in the Condition Register specified by BA+32 is ANDed with the bit in the Condition Register specified by \(\mathrm{BB}+32\), and the complemented result is placed into the bit in the Condition Register specified by BT+32.

\section*{Special Registers Altered:}
\(\mathrm{CR}_{\mathrm{BT}+32}\)

\(\mathrm{CR}_{\mathrm{BT}+32} \leftarrow \neg\left(\mathrm{CR}_{\mathrm{BA}+32} \mid \mathrm{CR}_{\mathrm{BB}+32}\right)\)
The bit in the Condition Register specified by BA+32 is ORed with the bit in the Condition Register specified by \(\mathrm{BB}+32\), and the complemented result is placed into the bit in the Condition Register specified by BT+32.

\section*{Special Registers Altered:}
\(\mathrm{CR}_{\mathrm{BT}+32}\)

\section*{Condition Register OR with Complement XL-form}
```

e_crorc BT,BA,BB

```
\begin{tabular}{|c|c|c|c|c|c|}
\hline 31 & & BT & BA & BB & \\
\hline 0 & 417 & \\
31 \\
\hline
\end{tabular}
\[
\mathrm{CR}_{\mathrm{BT}+32} \leftarrow \mathrm{CR}_{\mathrm{BA}+32} \mid \neg \mathrm{CR}_{\mathrm{BB}+32}
\]

The bit in the Condition Register specified by \(\mathrm{BA}+32\) is ORed with the complement of the bit in the Condition Register specified by \(\mathrm{BB}+32\), and the result is placed into the bit in the Condition Register specified by BT+32.

\section*{Special Registers Altered:}
\[
\mathrm{CR}_{\mathrm{BT}+32}
\]

\section*{Move CR Field}

\section*{XL-form}

\section*{e_mcrf BF,BFA}

\[
\mathrm{CR}_{4 \times \mathrm{BF}+32: 4 \times \mathrm{BF}+35} \leftarrow \mathrm{CR}_{4 \times \mathrm{xFA}+32: 4 \times \mathrm{BFA}+35}
\]

The contents of Condition Register field BFA are copied to Condition Register field BF.

\section*{Special Registers Altered:}

CR field BF

Condition Register OR
XL-form
e_cror BT,BA,BB
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 31 & & BT & BA & BB & & 449 \\
31 \\
\hline
\end{tabular}
\(\mathrm{CR}_{\mathrm{BT}+32} \leftarrow \mathrm{CR}_{\mathrm{BA}+32} \mid \mathrm{CR}_{\mathrm{BB}+32}\)
The bit in the Condition Register specified by BA+32 is ORed with the bit in the Condition Register specified by \(\mathrm{BB}+32\), and the result is placed into the bit in the Condition Register specified by BT +32 .

\section*{Special Registers Altered:}
\[
\mathrm{CR}_{\mathrm{BT}+32}
\]

\section*{Condition Register XOR}

XL-form
e_crxor BT,BA,BB

\(\mathrm{CR}_{\mathrm{BT}+32} \leftarrow \mathrm{CR}_{\mathrm{BA}+32} \oplus \mathrm{CR}_{\mathrm{BB}+32}\)
The bit in the Condition Register specified by \(\mathrm{BA}+32\) is XORed with the bit in the Condition Register specified by \(\mathrm{BB}+32\), and the result is placed into the bit in the Condition Register specified by BT+32.

\section*{Special Registers Altered:}
\[
\mathrm{CR}_{\mathrm{BT}+32}
\]

\section*{Chapter 5. Fixed-Point Instructions}
5.1 Fixed-Point Load Instructions . . . . 685
5.2 Fixed-Point Store Instructions. . . . 689
5.3 Fixed-Point Load and Store with Byte Reversal Instructions. . . . . . . . . . . . . . 692
5.4 Fixed-Point Load and Store Multiple
Instructions . . . . . . . . . . . . . . . . 692
5.5 Fixed-Point Arithmetic Instructions 693
5.6 Fixed-Point Compare and Bit Test

Instructions . . . . . . . . . . . . . . . . . . . . . . 697
5.7 Fixed-Point Trap Instructions ..... 701
5.8 Fixed-Point Select Instruction ..... 701
5.9 Fixed-Point Logical, Bit, and Move Instructions ..... 702
5.10 Fixed-Point Rotate and Shift Instruc-
tions. . . . . . . . . . . . . . . . . . . . . . . . . . 707
5.11 Move To/From System Register Instructions ..... 710

This section lists the fixed-point instructions supported by category VLE.

\subsection*{5.1 Fixed-Point Load Instructions}

The fixed-point Load instructions compute the effective address (EA) of the memory to be accessed as described in Section 2.1, "Data Storage Addressing Modes"

The byte, halfword, word, or doubleword in storage addressed by EA is loaded into RT or RZ.

Category VLE supports both Big- and Little-Endian byte ordering for data accesses.

Some fixed-point load instructions have an update form in which RA is updated with the EA. For these forms, if \(R A \neq 0\) and \(R A \neq R T\), the EA is placed into RA and the memory element (byte, halfword, word, or doubleword) addressed by EA is loaded into RT. If \(R A=0\) or \(R A=R T\),
the instruction form is invalid. This is the same behavior as specified for load with update instructions in Book I.

The fixed-point Load instructions from Book I, Ibzx, Ibzux, Ihzx, Ihzux, Iwzx, and Iwzux are available while executing in VLE mode. The mnemonics, decoding, and semantics for these instructions are identical to those in Book I. See Section 3.3.2 of Book I for the instruction definitions.

The fixed-point Load instructions from Book I, Iwax, Iwaux, Idx, and Idux are available while executing in VLE mode on 64-bit implementations. The mnemonics, decoding, and semantics for these instructions are identical to those in Book I. See Section 3.3.2 of Book Ifor the instruction definitions.

\section*{Load Byte and Zero}

D-form
e_lbz RT,D(RA)
\begin{tabular}{|l|l|l|l|l|l|}
\hline 12 & RT & RA & & D & \({ }_{31}\) \\
\hline
\end{tabular}
```

if RA = 0 then b }\leftarrow
else }\quad\textrm{b}\leftarrow(\mathrm{ (RA)
EA \leftarrow b + EXTS (D)
RT}\leftarrow\mp@subsup{}{}{56}0||\operatorname{MEM}(EA, 1

```

Let the effective address (EA) be the sum (RA|0) + D. The byte in storage addressed by EA is loaded into \(\mathrm{RT}_{56: 63} . \mathrm{RT}_{0: 55}\) are set to 0 .

\section*{Special Registers Altered:}

None

\section*{Load Byte and Zero with Update D8-form}
e_lbzu RT,D8(RA)
\begin{tabular}{|l|l|l|l|ll|lll|}
\hline 06 & RT & RA & & 0 & & D8 & \\
\hline 0 & & & 11 & & 16 & & 24 & \\
\hline
\end{tabular}
```

EA \leftarrow (RA) + EXTS (D8)
RT \leftarrow }\mp@subsup{}{}{560}||\operatorname{MEM(EA, 1)
RA}\leftarrow\textrm{EA

```

Let the effective address (EA) be the sum (RA) + D8. The byte in storage addressed by EA is loaded into \(\mathrm{RT}_{56: 63} . \mathrm{RT}_{0: 55}\) are set to 0 .

EA is placed into register RA.
If \(R A=0\) or \(R A=R T\), the instruction form is invalid.

\section*{Special Registers Altered:}

None

\section*{Load Halfword and Zero}

D-form
e_lhz RT,D(RA)
\begin{tabular}{|l|l|l|c|cc|}
\hline 22 & RT & RA & & D & \({ }_{31}\) \\
\hline
\end{tabular}
```

if RA = 0 then b }\leftarrow
else b
EA \leftarrow b + EXTS (D)
RT \leftarrow 480 || MEM (EA, 2)

```

Let the effective address (EA) be the sum (RA|0) + D. The halfword in storage addressed by EA is loaded into \(\mathrm{RT}_{48: 63} . \mathrm{RT}_{0: 47}\) are set to 0 .

\section*{Special Registers Altered:}

Load Byte and Zero Short Form SD4-form
se_lbz RZ,SD4(RX)

\(\mathrm{EA} \leftarrow(\mathrm{RX})+{ }^{60} 0 \|\) || SD4
\(\mathrm{RZ} \leftarrow{ }^{56} 0 \| \operatorname{MEM}(\mathrm{EA}, 1)\)
Let the effective address (EA) be the sum \(R X+S D 4\). The byte in storage addressed by EA is loaded into \(R T_{56: 63} . \mathrm{RT}_{0: 55}\) are set to 0 .

\section*{Special Registers Altered:}

None

Load Halfword Algebraic
D-form
e_lha RT,D(RA)
\begin{tabular}{|l|l|l|lll|}
\hline 14 & RT & RA & & D & \\
\hline 0 & & & 11 & 16 & \\
\hline
\end{tabular}
```

if RA = 0 then b \leftarrow0
else b
EA \leftarrow b + EXTS(D)
RT}\leftarrow\operatorname{EXTS}(\operatorname{MEM}(EA, 2)

```

Let the effective address (EA) be the sum (RA|O) + D. The halfword in storage addressed by EA is loaded into \(R T_{48: 63} . R T_{0: 47}\) are filled with a copy of bit 0 of the loaded halfword.

\section*{Special Registers Altered:}

None

\section*{Load Halfword and Zero Short Form} SD4-form
se_lhz RZ,SD4(RX)

```

EA}\leftarrow(\textrm{RX})+(\mp@subsup{}{}{59}0|| SD4 | 0
RZ \leftarrow 480 || MEM(EA, 2)

```

Let the effective address (EA) be the sum (RX) + (SD4 \(\| 0\) ). The halfword in storage addressed by EA is loaded into \(\mathrm{RZ}_{48: 63} . \mathrm{RZ}_{0: 47}\) are set to 0 .

\section*{Special Registers Altered:}

None

\section*{Load Halfword Algebraic with Update}

D8-form
e_lhau RT,D8(RA)
\begin{tabular}{|l|l|l|l|ll|lll|}
\hline 06 & RT & RA & & 03 & & \multicolumn{2}{|c|}{ D8 } & \\
\hline 0 & & 6 & & 11 & & & & \\
\hline
\end{tabular}
```

EA \leftarrow (RA) + EXTS (D8)
RT}\leftarrow\operatorname{EXTS}(MEM(EA, 2)
RA}\leftarrow\textrm{EA

```

Let the effective address (EA) be the sum (RA) + D8.
The halfword in storage addressed by EA is loaded into \(R T_{48: 63} . R T_{0: 47}\) are filled with a copy of bit 0 of the loaded halfword.

EA is placed into RA.
If \(R A=0\) or \(R A=R T\), the instruction form is invalid.
Special Registers Altered:
None

\section*{Load Word and Zero \\ D-form}
e_Iwz RT,D(RA)
\begin{tabular}{|l|l|l|lll|}
\hline 20 & \multicolumn{1}{|c|}{ RT } & \multicolumn{2}{c|}{ RA } & & D \\
\hline 0 & & & 11 & 16 & \\
\hline
\end{tabular}
```

if RA = 0 then b }\leftarrow
else b
EA \leftarrow b + EXTS (D)
RT}\leftarrow\mp@subsup{}{}{320|| MEM(EA, 4)

```

Let the effective address (EA) be the sum (RA|0) + D. The word in storage addressed by EA is loaded into \(R T_{32: 63} . ~ R T_{0: 31}\) are set to 0 .

Special Registers Altered: None

\section*{Load Halfword and Zero with Update D8-form}
e_lhzu RT,D8(RA)
\begin{tabular}{|l|l|l|l|ll|lll|}
\hline 06 & RT & RA & & 01 & & D8 & \\
\hline 0 & & 6 & & 11 & & & & \\
\hline
\end{tabular}
```

EA \leftarrow(RA) + EXTS(D8)
RT \leftarrow 480 || MEM(EA, 2))
RA}\leftarrowE

```

Let the effective address (EA) be the sum (RA) + D8. The halfword in storage addressed by EA is loaded into \(R T_{48: 63} . \mathrm{RT}_{0: 47}\) are set to 0 .
EA is placed into register RA.
If \(R A=0\) or \(R A=R T\), the instruction form is invalid.

\section*{Special Registers Altered:}

None

\section*{Load Word and Zero Short FormSD4-form}
se_lwz RZ,SD4(RX)
\begin{tabular}{|l|l|l|l|}
\hline 12 & SD4 & \multicolumn{2}{|c|}{RZ} \\
\hline & & \multicolumn{2}{|c|}{RX} \\
\hline
\end{tabular}
```

EA}\leftarrow(\textrm{RX})+(\mp@subsup{}{}{58}0|SD4|\mp@subsup{|}{}{2}0
RZ \leftarrow '320 || MEM(EA, 2)

```

Let the effective address (EA) be the sum (RX) + (SD4 \(\| 00\) ). The word in storage addressed by EA is loaded into \(R Z_{32: 63} . R Z_{0: 31}\) are set to 0 .

\section*{Special Registers Altered:}

None

\section*{Load Word and Zero with Update D8-form}
e_lwzu RT,D8(RA)
\begin{tabular}{|l|l|l|l|l|l|ll|}
\hline 06 & RT & RA & & 02 & & D8 & \\
\hline 0 & & & & 11 & & & \\
\hline
\end{tabular}

EA \(\leftarrow(\) RA \()+\) EXTS (D8)
\(\left.R T \leftarrow{ }^{32} 0 \| \operatorname{MEM}(E A, 4)\right)\)
\(\mathrm{RA} \leftarrow \mathrm{EA}\)
Let the effective address (EA) be the sum (RA) + D8. The word in storage addressed by EA is loaded into \(R T_{32: 63} . \mathrm{RT}_{0: 31}\) are set to 0 .
EA is placed into register RA.
If \(R A=0\) or \(R A=R T\), the instruction form is invalid.
Special Registers Altered:
None

\subsection*{5.2 Fixed-Point Store Instructions}

The fixed-point Store instructions compute the EA of the memory to be accessed as described in Section 2.1, "Data Storage Addressing Modes".

The contents of register RS or RZ are stored into the byte, halfword, word, or doubleword in storage addressed by EA.

Category VLE supports both Big- and Little-Endian byte ordering for data accesses.
Some fixed-point store instructions have an update form, in which register RA is updated with the effective address. For these forms, the following rules (from Book I) apply.
- If \(R A \neq 0\), the effective address is placed into register RA.
- If RS=RA, the contents of register RS are copied to the target memory element and then EA is placed into register RA (RS).

The fixed-point Store instructions from Book I, stbx, stbux, sthx, sthux, stwx, and stwux are available while executing in VLE mode. The mnemonics, decoding, and semantics for those instructions are identical to those in Book I; see Section 3.3.3 of Book I for the instruction definitions.

The fixed-point Store instructions from Book I, stdx and stdux are available while executing in VLE mode on 64-bit implementations. The mnemonics, decoding, and semantics for these instructions are identical to those in Book I; see Section 3.3.3 of Book I for the instruction definitions.

\section*{Store Byte}

D-form
e_stb RS,D(RA)
\begin{tabular}{|c|c|c|cc|}
\hline 13 & RS & RA & & D \\
\hline 0 & & & 11 & 16 \\
\hline
\end{tabular}
```

if RA = 0 then b }\leftarrow
else b
EA}\leftarrow\textrm{b}+\operatorname{EXTS}(\textrm{D}
MEM(EA, 1) \leftarrow(RS) 56:63

```

Let the effective address (EA) be the sum (RA|0)+ D. \((\mathrm{RS})_{56: 63}\) are stored in the byte in storage addressed by EA.

\section*{Special Registers Altered:}

None

\section*{Store Byte Short Form}

SD4-form
se_stb RZ,SD4(RX)
\begin{tabular}{|c|c|c|c|}
\hline 09 & SD4 & RZ & \multicolumn{2}{|c|}{RXX} \\
\hline 0 & \(4_{4}\) & & 12 \\
\hline
\end{tabular}

EA \(\leftarrow(\mathrm{RX})+\operatorname{EXTS}(S D 4)\)
\(\operatorname{MEM}(E A, 1) \leftarrow(R Z)_{56: 63}\)
Let the effective address (EA) be the sum (RX) + SD4. \((\mathrm{RZ})_{56: 63}\) are stored in the byte in storage addressed by EA.

Special Registers Altered:
None

\section*{Store Byte with Update}

D8-form
e_stbu RS,D8(RA)
\begin{tabular}{|l|l|l|l|l|lll|}
\hline 06 & RS & RA & \multicolumn{2}{|c|}{04} & \multicolumn{2}{|c|}{ D8 } & \\
\hline 0 & & & & 11 & & & \\
\hline
\end{tabular}
```

EA \leftarrow (RA) + EXTS (D8)
MEM(EA, 1) \leftarrow (RS) 56:63
RA}\leftarrow\textrm{EA

```

Let the effective address (EA) be the sum (RA) + D8. \((\mathrm{RS})_{56: 63}\) are stored in the byte in storage addressed by EA.

EA is placed into register RA.
If \(R A=0\), the instruction form is invalid.

\section*{Special Registers Altered:}

None

\section*{Store Halfword}

D-form
e_sth RS,D(RA)
\begin{tabular}{|l|l|l|l|ll|}
\hline 23 & & RS & RA & & D \\
\hline 0 & & & 11 & 16 & \\
\hline
\end{tabular}
```

if RA = 0 then b \& 0
else b
EA \leftarrow b + EXTS (D)
MEM(EA, 2) \leftarrow(RS)48:63

```

Let the effective address (EA) be the sum (RA|O) + D. \((\mathrm{RS})_{48: 63}\) are stored in the halfword in storage addressed by EA.

\section*{Special Registers Altered:}

None

Store Halfword with Update
D8-form
e_sthu RS,D8(RA)
\begin{tabular}{|l|l|l|l|ll|lll|}
\hline 06 & RS & RA & & 05 & & D8 & \\
\hline 0 & & & & 11 & & 16 & & 24 \\
\hline
\end{tabular}
```

EA \leftarrow (RA) + EXTS (D8)
MEM(EA, 2) \leftarrow (RS) 48:63
RA}\leftarrow\textrm{EA

```

Let the effective address (EA) be the sum (RA) + D8. \((\mathrm{RS})_{48: 63}\) are stored in the halfword in storage addressed by EA.
\(E A\) is placed into register RA.
If \(R A=0\), the instruction form is invalid.

\section*{Special Registers Altered:}

None

Store Halfword Short Form SD4-form
se_sth RZ,SD4(RX)
\begin{tabular}{|l|l|l|l|}
\hline 11 & SD4 & RZ & \multicolumn{2}{|c|}{RX} \\
\hline & 4 & & 12 \\
\hline
\end{tabular}
\(\mathrm{EA} \leftarrow(\mathrm{RX})+\left({ }^{59} 0| | \mathrm{SD} 4 \| 0\right)\) \(\operatorname{MEM}(E A, 2) \leftarrow(R Z)_{48: 63}\)
Let the effective address (EA) be the sum (RX) + (SD4 \(\| 0)\). \((\mathrm{RZ})_{48: 63}\) are stored in the halfword in storage addressed by EA.

\section*{Special Registers Altered:}

None

\section*{Store Word}

D-form
e_stw RS,D(RA)
\begin{tabular}{|c|c|c|cc|}
\hline 21 & RS & RA & & D \\
\hline 0 & & & 11 & 16 \\
\hline
\end{tabular}
if \(R A=0\) then \(b \leftarrow 0\)
else \(\quad \mathrm{b} \leftarrow(\mathrm{RA})\)
EA \(\leftarrow \mathrm{b}+\operatorname{EXTS}(\mathrm{D})\)
\(\operatorname{MEM}(E A, 4) \leftarrow(\) RS \() 32: 63\)

Let the effective address (EA) be the sum (RA|0) + D. \((\mathrm{RS})_{32: 63}\) are stored in the word in storage addressed by EA.

Special Registers Altered:
None

\section*{Store Word with Update D8-form}
e_stwu RS,D8(RA)
\begin{tabular}{|l|l|l|l|ll|lll|}
\hline 06 & RS & RA & & 06 & & D8 & \\
\hline 0 & & & & 11 & & 16 & & \\
\hline
\end{tabular}
```

EA }\leftarrow(\mathrm{ (RA) + EXTS (D8)
MEM(EA, 4) \leftarrow(RS) 32:63
RA}\leftarrow\textrm{EA

```

Let the effective address (EA) be the sum (RA) + D8. \((\mathrm{RS})_{32: 63}\) are stored in the word in storage addressed by EA.

EA is placed into register RA.
If \(R A=0\), the instruction form is invalid.
Special Registers Altered:
None

Store Word Short Form
se_stw RZ,SD4(RX)
\begin{tabular}{|l|l|l|l|}
\hline 13 & SD4 & RZ & \multicolumn{2}{|c|}{\(R\)} \\
\hline 0 & 4 & 8 & 15 \\
\hline
\end{tabular}
\(E A \leftarrow(R X)+\left(\left.{ }^{58} 0\|S D 4\|\right|^{2} 0\right)\)
\(\operatorname{MEM}(E A, 4) \leftarrow(R Z)_{32: 63}\)
Let the effective address (EA) be the sum (RX)+ (SD4 || \(00)\). (RZ) \({ }_{32: 63}\) are stored in the word in storage addressed by EA.

Special Registers Altered:
None

\subsection*{5.3 Fixed-Point Load and Store with Byte Reversal Instructions}

The fixed-point Load with Byte Reversal and Store with Byte Reversal instructions from Book I, Ihbrx, Iwbrx, sthbrx, and stwbrx are available while executing in VLE mode. The mnemonics, decoding, and semantics for these instructions are identical to those in Book I. See Section 3.3.4 of Book I for the instruction definitions.

\subsection*{5.4 Fixed-Point Load and Store Multiple Instructions}

The Load/Store Multiple instructions have preferred forms; see Section 1.8.1 of Book I. In the preferred forms storage alignment satisfies the following rule.
- The combination of the EA and RT (RS) is such that the low-order byte of GPR 31 is loaded (stored) from (into) the last byte of an aligned quadword in storage.

\section*{Load Multiple Word}

D8-form
e_Imw RT,D8(RA)
\begin{tabular}{|l|l|l|l|l|l|lll|}
\hline 06 & RT & RA & \multicolumn{2}{|c|}{08} & & \multicolumn{2}{|c|}{ D8 } & \\
\hline 0 & & & & 11 & & & & \\
\hline
\end{tabular}
```

if RA = 0 then b }\leftarrow
else b
EA \leftarrow b + EXTS (D8)
r}\leftarrowR
do while r \leq31
GPR(r)\leftarrow
r}\leftarrowr+
EA}\leftarrow\textrm{EA}+

```

Let \(\mathrm{n}=(32-\mathrm{RT})\). Let the effective address (EA) be the sum (RA|0) + D8.
n consecutive words starting at EA are loaded into the low-order 32 bits of GPRs RT through 31. The highorder 32 bits of these GPRs are set to zero.

If RA is in the range of registers to be loaded, including the case in which RA \(=0\), the instruction form is invalid.

\section*{Special Registers Altered:}

None

Store Multiple Word
D8-form
e_stmw RS,D8(RA)
\begin{tabular}{|c|c|c|c|c|ccc|}
\hline 06 & RS & RA & & 9 & & \multicolumn{2}{|c|}{ D8 } \\
\hline 0 & & & 11 & & 16 & & \\
\hline
\end{tabular}
```

if RA = 0 then b }\leftarrow
else }\quad\textrm{b}\leftarrow(\textrm{RA}
EA \leftarrow b + EXTS (D8)
r}\leftarrowR
do while r \leq31
MEM(EA,4) \leftarrowGPR(r)32:63
r}\leftarrowr+
EA}\leftarrow\textrm{EA}+

```

Let \(\mathrm{n}=(32-\mathrm{RS})\). Let the effective address (EA) be the sum (RA|0) + D8.
n consecutive words starting at EA are stored from the low-order 32 bits of GPRs RS through 31.

\section*{Special Registers Altered:}

None

\subsection*{5.5 Fixed-Point Arithmetic Instructions}

The fixed-point Arithmetic instructions use the contents of the GPRs as source operands, and place results into GPRs, into status bits in the XER and into CRO.

The fixed-point Arithmetic instructions treat source operands as signed integers unless the instruction is explicitly identified as performing an unsigned operation.

The e_add2i. instruction and other Arithmetic instructions with Rc=1 set the first three bits of CR0 to characterize the result placed into the target register. In 64-bit mode, these bits are set by signed comparison of the result to 0 . In 32-bit mode, these bits are set by signed comparison of the low-order 32 bits of the result to zero.
e_addic[.] and e_subfic[.] always set CA to reflect the carry out of bit 0 in 64-bit mode and out of bit 32 in 32bit mode.

The fixed-point Arithmetic instructions from Book I, add[.], addo[.], addc[.], addco[.], adde[.], addeo[.], addme[.], addmeo[.], addze[.], addzeo[.], divw[.], divwo[.], divwu[.], divwuo[.], mulhw[.], mulhwu[.], mullw[.], mullwo[.] neg[.], nego[.], subf[.], subfo[.] subfe[.], subfeo[.], subfme[.], subfmeo[.], subfze[.], subfzeo[.], subfc[.], and subfco[.] are available while executing in VLE mode. The mnemonics, decoding, and semantics for these instructions are identical to those in Book I; see Section 3.3.8 of Book I for the instruction definitions.
The fixed-point Arithmetic instructions from Book I, mulld[.], mulldo[.], mulhd[.], muldu[.], divd[.], divdo[.], divdu[.], and divduo[.] are available while executing in VLE mode on 64-bit implementations. The mnemonics, decoding, and semantics for those instructions are identical to these in Book I; see Section 3.3.8 of Book I for the instruction definitions.

Add Short Form
```

se_add RX,RY

```

\[
R X \leftarrow(R X)+(R Y)
\]

The sum (RX) + (RY) is placed into register RX.
Special Registers Altered:
None

\section*{Add (2 operand) Immediate and Record I16A-form}
e_add2i. RA,si
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline 28 & & si & & RA & & 17 & & si & \\
\hline 0 & 6 & & 11 & & 16 & & 21 & & 31 \\
\hline
\end{tabular}
\[
R A \leftarrow(R A)+\operatorname{EXTS}(s i)
\]

The sum (RA) + si is placed into register RT.
Special Registers Altered:
CRO

Add Scaled Immediate
\(\begin{array}{ll}\text { e_addi } & \text { RT,RA,sci8 } \\ \text { e_addi. } & \text { RT,RA,sci8 }\end{array}\)
SCI8-form
( \(\mathrm{Rc}=0\) )
(Rc=1)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \[
06
\] & \[
\sigma_{6} \quad \mathrm{RT}
\] & RA & 16 & 20 & \[
\left[\begin{array}{l}
F \\
F_{2_{1} 1{ }_{22}}
\end{array}\right.
\] & 24 & UI8 & 31 \\
\hline
\end{tabular}
```

SCi8}\leftarrow\mp@subsup{}{}{56-SCLX8}\textrm{F}||\mathrm{ UI8 | | SCLX8 F
RT}\leftarrow(RA)+ sci

```

The sum (RA) + sci8 is placed into register RT.
Special Registers Altered: CRO
(if \(\mathrm{Rc}=1\) )

Add Immediate
D-form
e_add16i RT,RA,SI
\begin{tabular}{|c|c|c|cc|}
\hline 07 & RT & RA & & SI \\
\hline 0 & & & 11 & 16 \\
\hline
\end{tabular}
\(R T \leftarrow(R A)+\operatorname{EXTS}(S I)\)
The sum (RA) + SI is placed into register RT.
Special Registers Altered:
None

Add (2 operand) Immediate Shifted I16A-form
e_add2is RA,si
\begin{tabular}{|c|c|c|c|ccc|}
\hline 28 & si & RA & \multicolumn{1}{|c|}{18} & & si & \\
\hline 0 & & & 11 & 16 & 21 & \\
\hline
\end{tabular}
\(R A \leftarrow(R A)+\operatorname{EXTS}\left(\right.\) si \(\left.\|{ }^{16} 0\right)\)
The sum (RA) + (si \| \(0 \times 0000\) ) is placed into register RA. Special Registers Altered:

None

Add Immediate Short Form OIM5-form
se_addi \(\quad \mathrm{XX}\),oimm
\begin{tabular}{|l|l|l|l|}
\hline 08 & 0 & OIM5 & \multicolumn{2}{c|}{ RX } \\
\hline 0 & & 6 & \\
\hline
\end{tabular}
oimm \(\leftarrow\left({ }^{59} 0| |\right.\) OIM5 \()+1\)
\(R X \leftarrow(R X)+\) oimm
The sum ( \(R X\) ) + oimm is placed into \(R X\). The value of oimm must be in the range of 1 to 32 .
Special Registers Altered:
None

\section*{Add Scaled Immediate Carrying}

\section*{SCI8-form}
\begin{tabular}{lll} 
e_addic & RT,RA,sci8 & \((R c=0)\) \\
e_addic. & \(R T, R A, s c i 8\) & \((R c=1)\)
\end{tabular}

```

sci8 }\leftarrow\mp@subsup{}{}{56-SCLX8}\textrm{F}||\mathrm{ UI8 || SCLX8}\textrm{F

```
\(R T \leftarrow(R A)+\) sci8

The sum (RA) + sci8 is placed into register RT.
Special Registers Altered:
CRO
(if \(\mathrm{Rc}=1\) )
CA

\section*{Subtract}

RR-form
se_sub \(\quad R X, R Y\)
\begin{tabular}{|c|c|c|c|}
\hline 1 & 2 & RY & \multicolumn{2}{|c|}{RX} \\
\hline 0 & & 6 & 8 \\
\hline
\end{tabular}
\(R X \leftarrow(R X)+\neg(R Y)+1\)
The sum \((R X)+\neg(R Y)+1\) is placed into register \(R X\).
Special Registers Altered:
None

\section*{Subtract From Scaled Immediate Carrying SCI8-form}
\begin{tabular}{lll} 
e_subfic & RT,RA,sci8 & \((R c=0)\) \\
e_subfic. & \(R T, R A, s c i 8\) & \((R c=1)\)
\end{tabular}

```

sci8 \leftarrow }\mp@subsup{}{}{56-SCLX8}\textrm{F}||\mathrm{ UI8 || |CLX8 F

```
\(\mathrm{RT} \leftarrow \neg(\mathrm{RA})+\mathrm{sci} 8+1\)

The sum \(\neg(R A)+s c i 8+1\) is placed into register RT.
Special Registers Altered:

\section*{CRO}
(if \(\mathrm{Rc}=1\) )

Subtract From Short Form
RR-form
se subf RX,RY
\begin{tabular}{|l|l|l|l|}
\hline 01 & 3 & RY & \multicolumn{2}{|c|}{RX} \\
\hline 0 & & 6 & 8 \\
\hline
\end{tabular}
\(\mathrm{RX} \leftarrow \neg(\mathrm{RX})+(\mathrm{RY})+1\)
The sum \(\neg(R X)+(R Y)+1\) is placed into register \(R X\).
Special Registers Altered:
None

Subtract Immediate
\begin{tabular}{lll} 
se_subi & \(R X\), oimm & \((R c=0)\) \\
se_subi. & \(R X\), oimm & \((R c=1)\)
\end{tabular}
\begin{tabular}{|l|l|l|ll|}
\hline 09 & Rc & OIM5 & \multicolumn{2}{|c|}{ RX } \\
\hline 0 & 6 & 7 & & 15 \\
\hline
\end{tabular}
oimm \(\leftarrow\left({ }^{59} 0 \|\right.\) OIM5 \()+1\)
\(\mathrm{RX} \leftarrow(\mathrm{RX})+\neg_{0 i m m}+1\)
The sum (RA) \(+\neg\) oimm +1 is placed into register \(R X\). The value of oimm must be in the range 1 to 32 .
Special Registers Altered:
CRO
(if \(\mathrm{Rc}=1\) )

\section*{Multiply Low Scaled Immediate SCI8-form}
e_mulli RT,RA,sci8

```

Sci8 $\leftarrow{ }^{56-\text { SCLX }^{2}} \mathrm{~F}| | \mathrm{UI8}| |^{\text {SCLX8 }} \mathrm{F}$
$\operatorname{prod}_{0: 127} \leftarrow(\mathrm{RA}) \times$ sci8
$\mathrm{RT} \leftarrow \operatorname{prod}_{64: 127}$

```

The 64-bit first operand is (RA). The 64-bit second operand is the sci8 operand. The low-order 64-bits of the 128 -bit product of the operands are placed into register RT.

Both operands and the product are interpreted as signed integers.
Special Registers Altered:
None

Multiply Low Word Short Form RR-form
se_mullw RX,RY

\(R X \leftarrow(R X)_{32: 63} \times(R Y)_{32: 63}\)
The 32-bit operands are the low-order 32-bits of RX and of RY. The 64-bit product of the operands is placed into register RX.

Both operands and the product are interpreted as signed integers.

\section*{Special Registers Altered:}

None

\section*{Multiply (2 operand) Low Immediate}

I16A-form
e_mull2i RA,si
\begin{tabular}{|c|c|c|c|ccc|}
\hline 28 & si & RA & 20 & & si & \\
\hline 0 & & & & 11 & 16 & 21 \\
\hline
\end{tabular}
\(\operatorname{prod}_{0: 127} \leftarrow(\) RA \() \times \operatorname{EXTS}(\) si)
\(R A \leftarrow \operatorname{prod}_{64: 127}\)
The 64-bit first operand is (RA). The 64-bit second operand is the sign-extended value of the si operand. The low-order 64-bits of the 128-bit product of the operands are placed into register RA.
Both operands and the product are interpreted as signed integers.

\section*{Special Registers Altered:}

None

Negate Short Form
R-form
se_neg RX

\(R X \leftarrow \neg(R X)+1\)
The sum \(\neg(R X)+1\) is placed into register \(R X\)
If the processor is in 64-bit mode and register RX contains the most negative 64-bit number (0x8000_0000_0000_0000), the result is the most negative 64-bit number. Similarly, if the processor is in 32bit mode and register RX contains the most negative 32-bit number ( \(0 \times 8000\) _0000), the result is the most negative 32-bit number.

\section*{Special Registers Altered: \\ None}

\subsection*{5.6 Fixed-Point Compare and Bit Test Instructions}

The fixed-point Compare instructions compare the contents of register RA or register RX with one of the following:
■ The value of the scaled immediate field sci8 formed from the F, UI8, and SCL fields as: sci \(8 \leftarrow{ }^{56-\text { SCLX8 }} \mathrm{F} \|\) UI \(8 \|\left.\right|^{\text {SCLX }}{ }_{\mathrm{F}}\)
- The zero-extended value of the UI field
- The zero-extended value of the UI5 field
- The sign-extended value of the SI field
- The contents of register RB or register RY.

The following comparisons are signed: e_cmph, e_cmpi, e_cmp16i, e_cmph16i, se_cmp, se_cmph, and se_cmpi.

The following comparisons are unsigned: e_cmphl, e_cmpli, e_cmphl16i, e_cmpl16i, se_cmpli, se_cmpl, and se_cmphl.

The fixed-point Bit Test instruction tests the bit specified by the UI5 instruction field and sets the CR0 field as follows.

Bit Name Description
\begin{tabular}{lll}
0 & LT & Always set to 0 \\
1 & GT & \(R X_{\text {ui5 }}=1\) \\
2 & EQ & \(R X_{u i 5}=0\) \\
3 & SO & Summary overflow from the XER
\end{tabular}

The fixed-point Compare instructions from Book I, cmp and \(\mathbf{c m p l}\) are available while executing in VLE mode. The mnemonics, decoding, and semantics for these instructions are identical to those in Book I; see Section 3.3.9 of Book I for the instruction definitions.

Bit Test Immediate
IM5-form
se_btsti RX,UI5

\(\mathrm{a} \leftarrow \mathrm{UIT}_{\mathrm{a}+32} 0| | 1 \mid{ }^{31-\mathrm{a}} 0\)
\(c \leftarrow(\mathrm{RX}) \& b\)
if \(\mathrm{c}=0\) then \(\mathrm{d} \leftarrow 0 \mathrm{~b} 001\) else \(\mathrm{d} \leftarrow 0 \mathrm{~b} 010\)
CRO \(\leftarrow \mathrm{d} \| \mathrm{XER}_{\text {SO }}\)
Bit UI5+32 of register RX is tested for equality to ' 0 ' and the result is recorded in CRO. EQ is set if the tested bit is 0 , LT is cleared, and GT is set to the inverse value of EQ.

\section*{Special Registers Altered:}

CRO

Compare Immediate Word
I16A-form
e_cmp16i RA,si
\begin{tabular}{|l|l|l|l|l|lll|}
\hline 28 & \multicolumn{2}{|c|}{ si } & \multicolumn{2}{c|}{ RA } & \multicolumn{2}{c|}{19} & \multicolumn{2}{c|}{ si } & \\
\hline 0 & & 6 & & 11 & & & \\
\hline
\end{tabular}
```

b \& EXTS(si)
if (RA) 32:63< b
if (RA) 32:63> b
if (RA) 32:63 = b }\mp@subsup{\mp@code{32:63}}{}{6:63}\mathrm{ then }\textrm{c}\leftarrow0\textrm{ObO01
CRO}\leftarrow\textrm{c}||\mp@subsup{\textrm{XER}}{SO}{

```

The low-order 32 bits of register RA are compared with si, treating operands as signed integers. The result of the comparison is placed into CRO.
Special Registers Altered:
CRO

\section*{Compare Scaled Immediate Word}

SCl8-form
e_cmpi BF32,RA,sci8
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline 06 & 000 & BF32 & 11 & & 21 & \(\underset{21}{ }{ }_{21} \mathrm{~F}_{22}\) SCL & & UI8 & 31 \\
\hline
\end{tabular}
\[
\begin{aligned}
& \text { sci8 } \leftarrow{ }^{56-\text { SCLX } 8}{ }_{F} \| \text { UI8 } \|{ }^{\text {SCLX8 }}{ }_{F} \\
& \text { if (RA) }{ }_{32: 63}<\operatorname{sci}_{32: 63} \text { then } c \leftarrow 0 b 100 \\
& \text { if (RA) }{ }_{32: 63}>\text { sci } 8_{32: 63} \text { then } c \leftarrow 0 \text { b010 } \\
& \text { if (RA) } 32: 63=\text { sci8 } 8_{32: 63} \text { then } c \leftarrow 0 b 001 \\
& \mathrm{CR}_{4 \times \mathrm{BF} 32+32: 4 \times \mathrm{BF} 32+35} \leftarrow \mathrm{c} \| \mathrm{XER}_{\mathrm{SO}}
\end{aligned}
\]

The low-order 32 bits of register RA are compared with sci8, treating operands as signed integers. The result of the comparison is placed into CR field BF32.

\section*{Special Registers Altered:}

CR field BF32

\section*{Compare Immediate Word Short Form IM5-form}
```

se_cmpi RX,UI5

```

\(\mathrm{b} \leftarrow{ }^{59} 0 \|\) UI5
if \((\mathrm{RX})_{32: 63}<\mathrm{b}_{32: 63}\) then \(\mathrm{c} \leftarrow 0 \mathrm{~b} 100\)
if \((\mathrm{RX})_{32: 63}>\mathrm{b}_{32: 63}\) then \(\mathrm{c} \leftarrow 0 \mathrm{~b} 010\)
if \((\mathrm{RX})_{32: 63}=\mathrm{b}_{32: 63}\) then \(\mathrm{c} \leftarrow 0 \mathrm{~b} 001\)
\(\mathrm{CRO} \leftarrow \mathrm{c} \| \mathrm{XER}_{\text {SO }}\)
The low-order 32 bits of register RX are compared with UI5, treating operands as signed integers. The result of the comparison is placed into CRO.

\section*{Special Registers Altered:}

CRO

\section*{Compare Word}

RR-form
se_cmp RX,RY

```

if (RX) 32:63< (RY) 32:63 then c }\leftarrow0.b10
if (RX) 32:63 > (RY) 32:63 then c \leftarrow 0b010
if (RX) 32:63 = (RY) 32:63 then c }\leftarrow0\mathrm{ 0b001
CRO \& C|| XER SO

```

The low-order 32 bits of register RX are compared with the low-order 32 bits of register RY, treating operands as signed integers. The result of the comparison is placed into CRO.
Special Registers Altered:
CRO

\section*{Compare Logical Immediate Word \\ I16A-form}
e_cmpl16i RA,ui
\begin{tabular}{|l|l|l|l|l|lll|}
\hline 28 & ui & RA & \multicolumn{2}{|c|}{21} & & ui & \\
\hline 0 & & 6 & & & 11 & & 21 \\
\hline
\end{tabular}
\[
\begin{aligned}
& \mathrm{b} \leftarrow{ }^{48} 0 \| \text { ui } \\
& \text { if }(\mathrm{RA})_{32: 63}<{ }^{\mathrm{u}} \mathrm{~b}_{32: 63} \text { then } \mathrm{c} \leftarrow 0 \mathrm{~b} 100 \\
& \text { if (RA) } 32: 63>\mathrm{b}_{32: 63} \text { then } \mathrm{c} \leftarrow 0 \mathrm{~b} 010 \\
& \text { if (RA) } 32: 63=\mathrm{b}_{32: 63} \text { then } \mathrm{c} \leftarrow 0 \mathrm{~b} 001 \\
& \text { CRO } \leftarrow \mathrm{c} \| \text { XER }_{\text {SO }}
\end{aligned}
\]

The low-order 32 bits of register RA are compared with ui, treating operands as unsigned integers. The result of the comparison is placed into CRO.

\section*{Special Registers Altered:}

CR0

\section*{Compare Logical Scaled Immediate Word SCl8-form}
e_cmpli BF32,RA,sci8


SCi8 \(\leftarrow{ }^{56-\text { SCLX }} \mathrm{F}| |\) UI8 \(\left|\mid{ }^{\text {SCLX8 }} \mathrm{F}\right.\)
if (RA) \({ }_{32: 63}<{ }^{\mathrm{u}}\) sci8 \({ }_{32: 63}\) then \(\mathrm{c} \leftarrow 0 \mathrm{~b} 100\)
if (RA) \({ }_{32: 63}>^{\mathrm{u}}\) sci \(8_{32: 63}\) then \(\mathrm{c} \leftarrow 0 \mathrm{~b} 010\)
if (RA) \({ }_{32: 63}=\operatorname{sci}_{32: 63}\) then \(c \leftarrow 0 \mathrm{~b} 001\)
\(\mathrm{CR}_{4 \times \mathrm{BF} 32+32: 4 \times \mathrm{BF} 32+35} \leftarrow \mathrm{c} \| \mathrm{XER}_{\mathrm{SO}}\)
The low-order 32 bits of register RA are compared with sci8, treating operands as unsigned integers. The result of the comparison is placed into CR field BF32.

Special Registers Altered:
CR field BF32

\section*{Compare Logical Immediate Word}

OIM5-form
se_cmpli RX,oimm
\begin{tabular}{|l|l|l|l|}
\hline 08 & 1 & OIM5 & \multicolumn{2}{|c|}{ RX } \\
\hline 0 & & 7 & 12 \\
\hline
\end{tabular}
\[
\begin{aligned}
& \text { oimm } \leftarrow{ }^{59} 0 \| \text { (OIM5 }+1 \text { ) } \\
& \text { if }(\mathrm{RX})_{32: 63}<{ }^{\mathrm{u}} \text { oimm }_{32: 63} \text { then } \mathrm{c} \leftarrow 0 \mathrm{~b} 100 \\
& \text { if }(\mathrm{RX})_{32: 63}>^{\text {u }} \text { oimm }_{32: 63} \text { then } \mathrm{c} \leftarrow 0 \mathrm{~b} 010 \\
& \text { if (RX) } 32: 63=\text { oimm }_{32: 63} \text { then } c \leftarrow 0 b 001 \\
& \text { CRO } \leftarrow c \| X^{\prime} R_{\text {SO }}
\end{aligned}
\]

The low-order 32 bits of register RX are compared with oimm, treating operands as unsigned integers. The result of the comparison is placed into CRO. The value of oimm must be in the range of 1 to 32 .

\section*{Special Registers Altered: \\ CR0}

Compare Logical Word
se_cmpl RX,RY

```

if (RX) 32:63 < ( }\mp@subsup{}{}{\mathrm{ ( RY) 32:63 then c }\leftarrow0.b100
if (RX) 32:63 >}\mp@subsup{}{}{\textrm{u}}\mathrm{ (RY) 32:63 then c}
if (RX) 32:63 = (RY) 32:63 then c \leftarrow 0b001
CRO \leftarrowC|| XER SO

```

The low-order 32 bits of register RX are compared with the low-order 32 bits of register RY, treating operands as unsigned integers. The result of the comparison is placed into CRO.
Special Registers Altered:
CRO

Compare Halfword X-form
e_cmph BF,RA,RB
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline 31 & \({ }_{6} \mathrm{BF}\) & \({ }_{9}\) & 11 & RA & 16 & RB & & 14 & 1 \\
\hline
\end{tabular}
```

a \leftarrow EXTS((RA) 48:63)
b}\leftarrow\operatorname{EXTS}((\textrm{RB}\mp@subsup{)}{48:63}{4}
if a < b then c \leftarrow0b100
if a > b then c < 0b010
if a = b then c < 0b001
CR 4XBF+32:4\timesBF+35}<c||XER SO

```

The low-order 16 bits of register RA are compared with the low-order 16 bits of register RB, treating operands as signed integers. The result of the comparison is placed into CR field BF.

\section*{Special Registers Altered:}

CR field BF

\section*{Compare Halfword Short Form RR-form}
se_cmph RX,RY

\[
\begin{aligned}
& a \leftarrow \operatorname{EXTS}\left((\operatorname{RX})_{48: 63}\right) \\
& b \leftarrow \operatorname{EXTS}\left((\operatorname{RY})_{48: 63)}\right. \\
& \text { if } a<b \text { then } c \leftarrow 0 b 100 \\
& \text { if } a>b \text { then } c \leftarrow 0 b 010 \\
& \text { if } a=b \text { then } c \leftarrow 0.0001 \\
& C R 0 \leftarrow c \| \text { XER }_{\text {SO }}
\end{aligned}
\]

The low-order 16 bits of register RX are compared with the low-order 16 bits of register RY, treating operands as signed integers. The result of the comparison is placed into CRO.

\section*{Special Registers Altered:}

CR0

\section*{Compare Halfword Logical}

X-form
e_cmphl BF,RA,RB
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \[
31
\] & \({ }_{6} \mathrm{BF}\) & 9 & & & & 21 & 46 & [/ \\
\hline
\end{tabular}
\[
\begin{aligned}
& a \leftarrow \operatorname{EXTZ}\left((\mathrm{RA})_{48: 63)}\right. \\
& \mathrm{b} \leftarrow \operatorname{EXTZ}((\mathrm{RB}) 48: 63) \\
& \text { if } \mathrm{a}<\mathrm{u} \mathrm{~b} \text { then } \mathrm{c} \leftarrow 0 \mathrm{~b} 100 \\
& \text { if } \mathrm{a}>^{\mathrm{u}} \mathrm{~b} \text { then } \mathrm{c} \leftarrow 0 \mathrm{~b} 010 \\
& \text { if } \mathrm{a}=\mathrm{b} \text { then } \mathrm{c} \leftarrow 0 \mathrm{~b} 001 \\
& \mathrm{CR}_{4 \times \mathrm{BF}+32: 4 \times \mathrm{BF}+35} \leftarrow \mathrm{c} \| \text { XER }_{\text {So }}
\end{aligned}
\]

The low-order 16 bits of register RA are compared with the low-order 16 bits of register RB, treating operands as unsigned integers. The result of the comparison is placed into CR field BF.

\section*{Special Registers Altered:}

CR field BF

Compare Halfword Immediate I16A-form
e_cmph16i RA,si
\begin{tabular}{|c|c|c|c|c|ccc|}
\hline 28 & \multicolumn{2}{|c|}{ si } & \multicolumn{2}{|c|}{ RA } & 22 & \multicolumn{2}{c|}{ si } \\
\hline 0 & 6 & & 11 & 16 & 21 & & 31 \\
\hline
\end{tabular}
```

a\leftarrow\operatorname{EXTS}((RA) 48:63)
b}\leftarrow\operatorname{EXTS}(si
if a < b then c\leftarrow0b100
if a > b then c \& 0b010
if a = b then c < 0b001
CRO }\leftarrow\textrm{c}||\mp@subsup{XER}{\mathrm{ SO}}{

```

The low-order 16 bits of register RA are compared with si, treating operands as signed integers. The result of the comparison is placed into CRO.

Special Registers Altered: CR0

Compare Halfword Logical Short Form RR-form
se_cmphl RX,RY

```

a\leftarrow(RX) 48:63
b}\leftarrow(\textrm{RY}\mp@subsup{)}{48:63}{
if a <u b then c \& 0b100
if a > " }\textrm{b}\mathrm{ then }\textrm{c}\leftarrow0\textrm{b}01
if a = b then c}\leftarrow0\textrm{b}00
CRO \leftarrowc|| XER SO

```

The low-order 16 bits of register RX are compared with the low-order 16 bits of register RY, treating operands as unsigned integers. The result of the comparison is placed into CRO.

Special Registers Altered: CRO

\section*{Compare Halfword Logical Immediate I16A-form}
e_cmphl16i RA,ui
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 28 & ui & RA & \multicolumn{2}{|c|}{23} & \multicolumn{2}{|c|}{ ui } \\
\hline
\end{tabular}
```

a}\leftarrow\mp@subsup{}{}{48}0||(RA) 48:63
b}\leftarrow\mp@subsup{}{}{48}0|||\mp@code{ui
if a < " b then c \& 0b100
if a > }\mp@subsup{}{}{\textrm{u}}\textrm{b}\mathrm{ then }\textrm{c}\leftarrow0\textrm{Ob}01
if a = b then c \leftarrow 0b001
CRO \leftarrowc | XER SO

```

The low-order 16 bits of register RA are compared with the ui field, treating operands as signed integers. The result of the comparison is placed into CR0.

\section*{Special Registers Altered:}

CR0

\subsection*{5.7 Fixed-Point Trap Instructions}

The fixed-point Trap instruction from Book I, \(\boldsymbol{t w}\) is available while executing in VLE mode. The mnemonics, decoding, and semantics for this instruction is identical to that in Book I; see Section 3.3.10 of Book I for the instruction definition.

The fixed-point Trap instruction from Book I, \(\boldsymbol{t d}\) is available while executing in VLE mode on 64-bit implementations. The mnemonic, decoding, and semantics for the \(\boldsymbol{t d}\) instruction are identical to those in Book I; see Section 3.3.10 of Book I for the instruction definitions.

\subsection*{5.8 Fixed-Point Select Instruction}

The fixed-point Select instruction provides a means to select one of two registers and place the result in a destination register under the control of a predicate value supplied by a CR bit.
The fixed-point Select instruction from Book I, isel is available while executing in VLE mode. The mnemonics, decoding, and semantics for this instruction is identical to that in Book I; see Section of Book I for the instruction definition.

\subsection*{5.9 Fixed-Point Logical, Bit, and Move Instructions}

The Logical instructions perform bit-parallel operations on 64-bit operands. The Bit instructions manipulate a bit, or create a bit mask, in a register. The Move instructions move a register or an immediate value into a register.
The X-form Logical instructions with \(\mathrm{Rc}=1\), the SCI 8 form Logical instructions with Rc=1, the RR-form Logical instructions with Rc=1, the e_and2i. instruction, and the e_and2is. instruction set the first three bits of CR field 0 as the arithmetic instructions described in Section 5.5, "Fixed-Point Arithmetic Instructions". (Also see Section 4.1.1.) The Logical instructions do not change the SO, OV, and CA bits in the XER.

The fixed-point Logical instructions from Book I, and[.], or[.], xor[.], nand[.], nor[.], eqv[.], andc[.], orc[.], extsb[.], extsh[.], cntlzw[.], and popcntb are available while executing in VLE mode. The mnemonics, decoding, and semantics for these instructions are identical to those in Book I; see Section 3.3.12 of Book I for the instruction definitions.

The fixed-point Logical instructions from Book I, extsw[.] and cntlzd[.] are available while executing in VLE mode on 64-bit implementations. The mnemonics, decoding, and semantics for these instructions are identical to those in Book I; see Section 3.3.12 of Book I for the instruction definitions.

\section*{AND (two operand) Immediate I16L-form} e_and2i. RT,ui
\begin{tabular}{|c|c|c|c|ccc|}
\hline 28 & RT & ui & 25 & & ui & \\
\hline 0 & & & & & \\
\hline
\end{tabular}
```

RT}\leftarrow(\textrm{RT})\&(\mp@subsup{}{}{48}0||ui

```

The contents of register RT are ANDed with \({ }^{48} 0 \|\) ui and the result is placed into register RT.

\section*{Special Registers Altered:}

CRO

\section*{AND Scaled Immediate Carrying}

SCI8-form
\begin{tabular}{lll} 
e_andi & \(R A, R S, s c i 8\) & \((R c=0)\) \\
e_andi. & \(R A, R S, s c i 8\) & \((R c=1)\)
\end{tabular}

```

SCi8 \& 56-SCLX8 F || UI8 | | SCL×8F
RA}\leftarrow(RS) \& sci

```

The contents of register RS are ANDed with sci8 and the result is placed into register RA.

\section*{Special Registers Altered:}

CRO
(if \(\mathrm{Rc}=1\) )

\section*{AND (2 operand) Immediate Shifted} I16L-form
e_and2is. RT,ui

```

RT}\leftarrow(RT)\&(\mp@subsup{}{}{32}0|| ui || ' 160

```

The contents of register RT are ANDed with \({ }^{32} 0\) || ui || \({ }^{16} 0\) and the result is placed into register RT.

\section*{Special Registers Altered:}

CRO

AND Immediate Short Form
IM5-form
```

se_andi RX,UI5

```
\begin{tabular}{|l|l|l|l|}
\hline 11 & 1 & UI5 & \multicolumn{2}{|c|}{ RX } \\
\hline 0 & & 6 & 7
\end{tabular}
```

RX}\leftarrow(\textrm{RX})\&\mp@subsup{}{}{59}0|| UI

```

The contents of register RX are ANDed with \({ }^{59} 0\) || UI5 and the result is placed into register \(R X\).

\section*{Special Registers Altered:}

None

OR (two operand) Immediate I16L-form
e_or2i RT,ui

\(\mathrm{RT} \leftarrow(\mathrm{RT})\left|\mathrm{r}^{48} 0\right| \mid\) ui
The contents of register RT are ORed with \({ }^{48} 0 \|\) ui and the result is placed into register RT.

\section*{Special Registers Altered:}

None

OR Scaled Immediate

```

SCi8 }\leftarrow\mp@subsup{}{}{56-SCLX8}\textrm{F}||\mathrm{ UI8 || SCLX8}\textrm{F
RA \leftarrow (RS) Sci8

```

The contents of register RS are ORed with sci8 and the result is placed into register RA.

Special Registers Altered:
CRO
(if \(\mathrm{Rc}=1\) )

\section*{AND Short Form}
\begin{tabular}{lll} 
se_and & \(R X, R Y\) & \((R c=0)\) \\
se_and. & \(R X, R Y\) & \((R c=1)\)
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline 17 & 1 Rc RY & RX \\
\hline 0 & \({ }^{6} 78\) & 2 \\
\hline
\end{tabular}
\(R X \leftarrow(R X) \&(R Y)\)
The contents of register RX are ANDed with the contents of register RY and the result is placed into register RX.

Special Registers Altered:
CRO
(if \(\mathrm{Rc}=1\) )

OR (2 operand) Immediate Shifted
I16L-form
e_or2is RT,ui
\begin{tabular}{|c|c|c|c|c|ccl|}
\hline 28 & RT & ui & \multicolumn{2}{|c|}{26} & \multicolumn{2}{|c|}{ ui } & \\
\hline 0 & & 6 & & 11 & & & \\
\hline
\end{tabular}
\(\mathrm{RT} \leftarrow(\mathrm{RT}) \mid\left({ }^{32} 0 \|\right.\) ui \(\left.\|^{16} 0\right)\)
The contents of register RT are ORed with \({ }^{32} 0\) || ui \|| \({ }^{16} 0\) and the result is placed into register RT.

\section*{Special Registers Altered:}

None

XOR Scaled Immediate
\begin{tabular}{lll} 
e_xori & \(R A, R S\), sci8 & \((R c=0)\) \\
e_xori. & \(R A, R S, s c i 8\) & \((R c=1)\)
\end{tabular}

```

SCi8 \leftarrow [ 56-SCLX8F | | UI8 || |CLX8 F

```
\(R A \leftarrow(R S) \oplus\) sci 8

The contents of register RS are XORed with sci8 and the result is placed into register RA.

\section*{Special Registers Altered:}

CRO
(if \(\mathrm{Rc}=1\) )

\section*{AND with Complement Short Form}
se_andc RX,RY

\(R X \leftarrow(R X) \& \neg(R Y)\)
The contents of register RX are ANDed with the complement of the contents of register RY and the result is placed into register RX.
Special Registers Altered:
None

OR Short Form
RR-form
se_or \(\quad R X, R Y\)

\[
R X \leftarrow(R X) \mid(R Y)
\]

The contents of register RX are ORed with the contents of register RY and the result is placed into register RX.
Special Registers Altered:
None

\section*{Bit Clear Immediate}

IM5-form
se_bclri RX,UI5
\begin{tabular}{|c|c|c|c|}
\hline 24 & 0 & UI5 & \multicolumn{2}{|c|}{ RX } \\
\hline 0 & & 7 & \\
\hline
\end{tabular}
```

a }\leftarrow\mathrm{ UI5
RX}\leftarrow(RX)\& ( + +32 1 | 0 || |r-a 1

```

Bit UI5+32 of register RX is set to 0 .
Special Registers Altered: None

\section*{Bit Mask Generate Immediate}

IM5-form
```

se_bmaski RX,UI5

```
\begin{tabular}{|l|l|l|l|}
\hline 11 & 0 & UI5 & \multicolumn{2}{|c|}{ RX } \\
\hline 0 & & 6 & \\
\hline
\end{tabular}
```

a}\leftarrow\mathrm{ UI5
if a = 0 then RX \& '641
else }\quadRX\leftarrow\mp@subsup{}{}{64-a}0||\mp@subsup{|}{1}{

```

If UI5 is not zero, the low-order UI5 bits are set to 1 in register RX and all other bits in register RX are set to 0 . If UI5 is 0 , all bits in register RX are set to 1 .

\section*{Special Registers Altered:}

None

NOT Short Form
R-form
se_not RX
\begin{tabular}{|c|c|c|c|}
\hline 0 & & 02 & \multicolumn{2}{|c|}{\(R X^{2}\)} \\
\hline 0 & & & 12 \\
\hline
\end{tabular}
\[
R X \leftarrow \neg(R X)
\]

The contents of \(R X\) are complemented and placed into register RX.
Special Registers Altered:
None

\section*{Bit Generate Immediate}

IM5-form
se_bgeni RX,UI5
\begin{tabular}{|l|l|l|l|}
\hline 24 & 1 & UI5 & \multicolumn{2}{|c|}{ RX } \\
\hline 0 & & 7 & \\
\hline
\end{tabular}
\[
\begin{aligned}
& a \leftarrow \text { UIF } \\
& R X \leftarrow\left({ }^{a+32} 0\|1\|^{31-a} 0\right)
\end{aligned}
\]

Bit Ul5+32 of register RX is set to 1 . All other bits in register RX are set to 0 .

\section*{Special Registers Altered:}

None

Bit Set Immediate
IM5-form
\[
\text { se_bseti } \quad \text { RX,UI5 }
\]

a \(\leftarrow\) UI5

Bit UI5+32 of register RX is set to 1 .
Special Registers Altered:
None

Extend Sign Byte Short Form
se_extsb RX

\(s \leftarrow(\mathrm{RX})_{56}\)
\(\mathrm{RX} \leftarrow \mathrm{F}_{\mathrm{S}} \|(\mathrm{RX})_{56: 63}\)
\((\mathrm{RX})_{56: 63}\) are placed into \(R X_{56: 63}\). Bit 56 of register \(R X\) is placed into \(\mathrm{RX}_{0: 55}\).
Special Registers Altered:
None

\section*{Extend Zero Byte}

R-form
se_extzb RX

\(R X \leftarrow{ }^{56} 0 \|(R X)\) 56:63
\((R X)_{56: 63}\) are placed into \(\mathrm{RX}_{56: 63} . \mathrm{RX}_{0: 55}\) are set to 0 . Special Registers Altered:

None

\section*{Load Immediate}

LI20-form
e_li RT,LI20


RT \(\leftarrow \operatorname{EXTS}\left(1 i 20_{5: 8}| | \operatorname{li20}_{0: 4}| | l i 20_{9: 19}\right)\)
The sign-extended LI20 field is placed into RT.
Special Registers Altered:
None

\section*{Load Immediate Shifted}

I16L-form
e_lis \(\quad R T\),ui
\begin{tabular}{|l|l|l|l|l|lll|}
\hline 28 & RT & ui & \multicolumn{2}{|c|}{28} & & ui & \\
\hline 0 & & & & 11 & & & \\
\hline
\end{tabular}

RT \(\leftarrow{ }^{32} 0\) || ui || \({ }^{16} 0\)
The zero-extended value of ui shifted left 16 bits is placed into RT.
Special Registers Altered:
None

\section*{Extend Sign Halfword Short Form R-form}
se_extsh RX

\(s \leftarrow(\underset{48}{(R X})_{48}\)
\(R X \leftarrow{ }^{48} S \|^{48}(R X)_{48: 63}\)
\((\mathrm{RX})_{48: 63}\) are placed into \(\mathrm{RX}_{48: 63}\). Bit 48 of register RX is placed into \(\mathrm{RX}_{0: 47}\).
Special Registers Altered:
None

Extend Zero Halfword
R-form
se_extzh RX

\(R X \leftarrow{ }^{48} 0 \|(R X)\) 48:63
\((R X)_{48: 63}\) are placed into \(\mathrm{RX}_{48: 63} . \mathrm{RX}_{0: 47}\) are set to 0 . Special Registers Altered:

None

Load Immediate Short Form
IM7-form
se_li \(\quad\) RX,UI7
\begin{tabular}{|c|c|c|c|}
\hline 09 & \multicolumn{2}{|c|}{ UI7 } & \multicolumn{1}{|c|}{ RX } \\
\hline 0 & 5 & & 15 \\
\hline
\end{tabular}
\(\mathrm{RX} \leftarrow{ }^{57} 0\) || UI7
The zero-extended UI7 field is placed into RX.
Special Registers Altered:
None


RR-form
\(r \leftarrow A R Y+8\)
\(R X \leftarrow \operatorname{GPR}(r)\)
The contents of register ARY+8 are placed into RX. ARY specifies a register in the range R8:R23.

Special Registers Altered:
None

\section*{Move to Alternate Register RR-form}
se_mtar ARX,RY

\(r \leftarrow \operatorname{ARX}+8\)
\(\operatorname{GPR}(r) \leftarrow(R Y)\)
The contents of register RY are placed into register \(A R X+8\). ARX specifies a register in the range R8:R23.

Special Registers Altered:
None

Move Register
RR-form

\(R X \leftarrow(R Y)\)
The contents of register RY are placed into RX.
Special Registers Altered:

\section*{None}

\subsection*{5.10 Fixed-Point Rotate and Shift Instructions}

The fixed-point Shift instructions from Book I, s/w[.], srw[.], srawi[.], and sraw[.] are available while executing in VLE mode. The mnemonics, decoding, and semantics for those instructions are identical to those in Book I; see Section 3.3.13.2 of Book I for the instruction definitions.

The fixed-point Shift instructions from Book I, sld[.], srd[.], sradi[.], and srad[.] are available while executing in VLE mode on 64-bit implementations. The mnemonics, decoding, and semantics for those instructions are identical to those in Book I; see Section 3.3.13.2 of Book I for the instruction definitions.

\[
\begin{aligned}
& n \leftarrow(\mathrm{RB})_{59: 63} \\
& \mathrm{RA} \leftarrow \operatorname{ROTL}_{32}\left((\mathrm{RS})_{32: 63,} \mathrm{n}\right)
\end{aligned}
\]

The contents of register RS are rotated \({ }_{32}\) left the number of bits specified by \((\mathrm{RB})_{59: 63}\) and the result is placed into register RA.

\section*{Special Registers Altered:}
f \(\mathrm{Rc}=1\) )

\section*{Rotate Left Word Immediate then Mask Insert \\ M-form}
e_rlwimi RA,RS,SH,MB,ME
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 29 & RS & RA & SH & MB & ME & 0 \\
0 & & & & 11 \\
\hline
\end{tabular}
```

n}\leftarrow\textrm{SH
r}\leftarrow\mp@subsup{\operatorname{ROTL}}{32}{((RS)
m}\leftarrowMASK(MB+32, ME+32
RA\leftarrowr\&m| (RA)\& 后

```

The contents of register RS are rotated \({ }_{32}\) left SH bits. A mask is generated having 1 -bits from bit \(\mathrm{MB}+32\) through bit \(\mathrm{ME}+32\) and 0 -bits elsewhere. The rotated data is inserted into register RA under control of the generated mask.

\section*{Special Registers Altered: \\ None}
\(\mathrm{n} \leftarrow \mathrm{SH}\)
\(R A \leftarrow\) ROTL \(_{32}\left((R S)_{32: 63,} n\right)\)
The contents of register RS are rotated \({ }_{32}\) left SH bits and the result is placed into register RA.
Special Registers Altered:
CRO
(if \(\mathrm{Rc}=1\) )

\section*{Rotate Left Word Immediate then AND with Mask M-form}
e_rlwinm RA,RS,SH,MB,ME
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 29 & RS & RA & SH & MB & ME & 1 \\
3 & & & & 11 \\
\hline
\end{tabular}
```

n}\leftarrow\textrm{SH
r}\leftarrow\mp@subsup{\operatorname{ROTL}}{32}{((RS)
m}\leftarrowMASK(MB+32, ME+32
RA}\leftarrowr\&

```

The contents of register RS are rotated \({ }_{32}\) left SH bits. A mask is generated having 1 -bits from bit \(\mathrm{MB}+32\) through bit ME +32 and 0 -bits elsewhere. The rotated data is ANDed with the generated mask and the result is placed into register RA.

\section*{Special Registers Altered:}

None
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{5}{|l|}{Shift Left Word Immediate} & \multicolumn{2}{|r|}{\(X\)-form} \\
\hline e_slwi & \multicolumn{4}{|l|}{RA,RS,SH} & \multicolumn{2}{|r|}{( \(\mathrm{Rc}=0\) )} \\
\hline e_slwi. & & RS,SH & & & & c=1) \\
\hline 31 & \({ }_{6} \mathrm{RS}\) & RA & \[
\int_{16} \mathrm{SH}
\] & 21 & 56 & Rc \\
\hline
\end{tabular}
```

n}\leftarrow\textrm{SH
r}\leftarrow\mp@subsup{\mathrm{ ROTL }}{32}{}((RS\mp@subsup{)}{32:63, n)}{n
m}\leftarrow\operatorname{MASK}(32, 63-n
RA}\leftarrowr\&\&

```

The contents of the low-order 32 bits of register RS are shifted left SH bits. Bits shifted out of position 32 are lost. Zeros are supplied to the vacated positions on the right. The 32-bit result is placed into \(\mathrm{RA}_{32: 63} . \mathrm{RA}_{0: 31}\) are set to 0 .

\section*{Special Registers Altered:}
CRO
(if \(\mathrm{Rc}=1\) )

\section*{Shift Left Word}

RR-form
se_slw RX,RY

\(\mathrm{n} \leftarrow(\mathrm{RY})_{58: 63}\)
\(r \leftarrow \operatorname{ROTL}_{32}\left((R X)_{32: 63 \prime} n\right)\)
if \((\mathrm{RY})_{58}=0\) then \(\mathrm{m} \leftarrow \operatorname{MASK}(32,63-\mathrm{n})\)
else \(\quad m \leftarrow{ }^{64} 0\)
\(R X \leftarrow r \& m\)
The contents of the low-order 32 bits of register RX are shifted left the number of bits specified by \((\mathrm{RY})_{58: 63}\). Bits shifted out of position 32 are lost. Zeros are supplied to the vacated positions on the right. The 32-bit result is placed into \(R X_{32: 63}\). \(R X_{0: 31}\) are set to 0 . Shift amounts from 32-63 give a zero result.

\section*{Special Registers Altered:}

None

Shift Left Word Immediate Short Form
IM5-form
se_slwi RX,UI5

\(\mathrm{n} \leftarrow\) UI5
\(r \leftarrow\) ROTL \(_{32}\left((R X)_{32: 63,} n\right)\)
\(m \leftarrow \operatorname{MASK}(32,63-n)\)
\(R X \leftarrow r \& m\)
The contents of the low-order 32 bits of register RX are shifted left UI5 bits. Bits shifted out of position 32 are lost. Zeros are supplied to the vacated positions on the right. The 32-bit result is placed into \(R X_{32: 63} . \mathrm{RX}_{0: 31}\) are set to 0 .

\section*{Special Registers Altered:}

None

\section*{Shift Right Algebraic Word Immediate IM5-form}
se_srawi RX,UI5
\begin{tabular}{|l|l|l|l|}
\hline 26 & 1 & UI5 & \multicolumn{2}{|c|}{ RX } \\
\hline 0 & & & \\
\hline
\end{tabular}
\[
\begin{aligned}
& \mathrm{n} \leftarrow \mathrm{UI} 5 \\
& r \leftarrow \operatorname{ROTL}_{32}\left((\mathrm{RX})_{32: 63,}, 64-\mathrm{n}\right) \\
& \mathrm{m} \leftarrow \operatorname{MASK}(\mathrm{n}+32,63) \\
& s \leftarrow(R X)_{32} \\
& \mathrm{RX} \leftarrow \mathrm{r} \& \mathrm{~m} \mid\left({ }^{64} \mathrm{~s}\right) \& \neg_{\mathrm{m}} \\
& \mathrm{CA} \leftarrow \mathrm{~s} \&\left((\mathrm{r} \& \neg \mathrm{~m})_{32: 63} \neq 0\right)
\end{aligned}
\]

The contents of the low-order 32 bits of register RX are shifted right UI5 bits. Bits shifted out of position 63 are lost, and bit 32 of \(R X\) is replicated to fill the vacated positions on the left. Bit 32 of RX is replicated to fill \(R X_{0: 31}\) and the 32-bit result is placed into \(R X_{32: 63}\). CA is set to 1 if the low-order 32 bits of register RX contain a negative value and any 1-bits are shifted out of bit position 63; otherwise CA is set to 0 . A shift amount of zero causes \(R X\) to receive \(\operatorname{EXTS}\left((R X)_{32: 63}\right)\), and \(C A\) to be set to 0 .

\section*{Special Registers Altered:}

CA
se_sraw RX,RY

n}\leftarrow(\textrm{RY}\mp@subsup{)}{59:63}{
n}\leftarrow(\textrm{RY}\mp@subsup{)}{59:63}{
r}\leftarrow\mp@subsup{\textrm{ROTL}}{32}{}((\textrm{RX}\mp@subsup{)}{32:63,}{\prime},64-n
r}\leftarrow\mp@subsup{\textrm{ROTL}}{32}{}((\textrm{RX}\mp@subsup{)}{32:63,}{\prime},64-n
if (RY) 58 = 0 then m}\leftarrowMASK (n+32, 63
if (RY) 58 = 0 then m}\leftarrowMASK (n+32, 63
else m}\leftarrow\mp@subsup{}{}{64}
else m}\leftarrow\mp@subsup{}{}{64}
s}\leftarrow(RX) 32
s}\leftarrow(RX) 32
RX}\leftarrow\textrm{r&m}|(\mp@subsup{}{}{64}\textrm{s})&\neg\textrm{m
RX}\leftarrow\textrm{r&m}|(\mp@subsup{}{}{64}\textrm{s})&\neg\textrm{m
CA}\leftarrow\textrm{s}&((\textrm{r}&\neg\textrm{m}\mp@subsup{)}{32:63}{\prime}=0
CA}\leftarrow\textrm{s}&((\textrm{r}&\neg\textrm{m}\mp@subsup{)}{32:63}{\prime}=0

RR-form

The contents of the low-order 32 bits of register RX are shifted right the number of bits specified by \((\mathrm{RY})_{58: 63}\). Bits shifted out of position 63 are lost, and bit 32 of RX is replicated to fill the vacated positions on the left. Bit 32 of \(R X\) is replicated to fill \(R X_{0: 31}\) and the 32-bit result is placed into \(R X_{32: 63}\). CA is set to 1 if the low-order 32 bits of register \(R X\) contain a negative value and any 1bits are shifted out of bit position 63; otherwise CA is set to 0 . A shift amount of zero causes \(R X\) to receive \(\operatorname{EXTS}\left((\mathrm{RX})_{32: 63}\right)\), and CA to be set to 0 . Shift amounts from 32-63 give a result of 64 sign bits, and cause CA to receive the sign bit of \((\mathrm{RX})_{32: 63}\).

\section*{Special Registers Altered:}

CA

\section*{Shift Right Word Immediate Short Form IM5-form}
\begin{tabular}{ll} 
se_srwi & \multicolumn{4}{c}{ RX,UI5 } \\
\begin{tabular}{|l|l|l|l|}
\hline 26 & \begin{tabular}{ll}
0 & Ul5 \\
6 & 7
\end{tabular} & \multicolumn{2}{c}{ RX } \\
\hline 0 & & 15 & 15 \\
\hline
\end{tabular}
\end{tabular}
```

n}\leftarrow\textrm{UI5
r}\leftarrow\mp@subsup{\operatorname{ROTL}}{32}{}((RX) 32:63, 64-n
m}\leftarrowMASK(n+32, 63
RX}\leftarrowr\&

```

The contents of the low-order 32 bits of register RX are shifted right UI5 bits. Bits shifted out of position 63 are lost. Zeros are supplied to the vacated positions on the left. The 32-bit result is placed into \(R X_{32: 63} . ~ R X_{0: 31}\) are set to 0 .

\section*{Special Registers Altered:}

None
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{5}{|l|}{Shift Right Word Immediate} & \multicolumn{2}{|r|}{\multirow[t]{3}{*}{\[
\begin{array}{r}
\text { X-form } \\
(\mathrm{Rc}=0 \\
(\mathrm{Rc}=1
\end{array}
\]}} \\
\hline e_srwi & \multicolumn{4}{|l|}{\multirow[t]{2}{*}{RA,RS,SH RA,RS,SH}} & & \\
\hline e_srwi. & & & & & & \\
\hline 31 & RS & RA & SH & & 568 & Rc \\
\hline 0 & & \({ }_{11}\) & 16 & 21 & & 31 \\
\hline
\end{tabular}
\[
\begin{aligned}
& n \leftarrow \operatorname{SH} \\
& r \leftarrow \operatorname{ROTL}_{32}\left((R S)_{32: 63,} 64-n\right) \\
& m \leftarrow \operatorname{MASK}(n+32,63) \\
& R A \leftarrow r \& m
\end{aligned}
\]

The contents of the low-order 32 bits of register RS are shifted right SH bits. Bits shifted out of position 63 are lost. Zeros are supplied to the vacated positions on the left. The 32-bit result is placed into \(\mathrm{RA}_{32: 63} . \mathrm{RA}_{0: 31}\) are set to 0 .

Special Registers Altered:
CRO
(if \(\mathrm{Rc}=1\) )

RR-form
se_srw RX,RY
\begin{tabular}{|l|l|l|l|}
\hline 16 & 0 & \multicolumn{1}{|c|}{ RY } & \multicolumn{2}{|c|}{ RX } \\
\hline 0 & & 6 & \\
\hline
\end{tabular}
\[
\begin{aligned}
& n \leftarrow(R Y)_{59: 63} \\
& r \leftarrow \mathrm{ROTL}_{32}\left((\mathrm{RX})_{32: 63 \prime} 64-\mathrm{n}\right) \\
& \text { if }(\mathrm{RY})_{58}=0 \text { then } \mathrm{m} \leftarrow \operatorname{MASK}(\mathrm{n}+32, \quad 63) \\
& \mathrm{else} \\
& \mathrm{RX} \leftarrow \mathrm{~m} \& \mathrm{~m}
\end{aligned}
\]

The contents of the low-order 32 bits of register RX are shifted right the number of bits specified by \((\mathrm{RY})_{58: 63}\). Bits shifted out of position 63 are lost. Zeros are supplied to the vacated positions on the left. The 32-bit result is placed into \(R X_{32: 63} . R X_{0: 31}\) are set to 0 . Shift amounts from 32 to 63 give a zero result.

\section*{Special Registers Altered:}

None

\subsection*{5.11 Move To/From System Register Instructions}

The VLE category provides 16 -bit forms of instructions to move to/from the LR and CTR.

The fixed-point Move To/From System Register instructions from Book I, mfspr, mtcrf, mfcr, mtocrf, mfocrf, mcrxr, mtdcrux, mfdcrux, mfapidi, and mtspr are available while executing in VLE mode. The mnemonics, decoding, and semantics for these instructions are identical to those in Book I; see Section 3.3.14 of Book I for the instruction definitions.

The fixed-point Move To/From System Register instructions from Book III-E, mfspr, mtspr, mfdcr, mtdcr, mtmsr, mfmsr, wrtee, and wrteei are available while executing in VLE mode. The mnemonics, decoding, and semantics for these instructions are identical to those in Book III-E; see Section 3.4.1 of Book III-E for the instruction definitions.

\section*{Move From Count Register \\ R-form}
se_mfctr RX

```

RX}\leftarrowCT

```

The CTR contents are placed into register RX.

\section*{Special Registers Altered:}

None

\section*{Move To Count Register}

R-form
```

se_mtctr $R X$

```

\(C T R \leftarrow(R X)\)
The contents of register RX are placed into the CTR.

\section*{Special Registers Altered:}

CTR

Move From Link Register
R-form
se_mflr \(\quad R X\)

\(R X \leftarrow L R\)
The LR contents are placed into register RX.

\section*{Special Registers Altered:}

None

Move To Link Register
R-form
```

se_mtlr RX

```

\(\mathrm{LR} \leftarrow(\mathrm{RX})\)
The contents of register RX are placed into the LR.

\section*{Special Registers Altered:}

LR

\title{
Chapter 6. Storage Control Instructions
}
6.1 Storage Synchronization Instructions . 711
6.2 Cache Management Instructions . 712
6.3 Cache Locking Instructions. . . . . . 712
6.4 TLB Management Instructions . . . 712
6.5 Instruction Alignment and Byte Order-
ing
712

\subsection*{6.1 Storage Synchronization Instructions}

The memory synchronization instructions implemented by category VLE are identical in semantics to those defined in Book II and Book III-E. The se_isync instruction is defined by category VLE, but has the same semantics as isync.

The Load and Reserve and Store Conditional instructions from Book II, Iwarx and stwcx. are available while executing in VLE mode. The mnemonics, decoding, and semantics for those instructions are identical to those in Book II; see Section 3.3.2 of Book II for the instruction definitions.

The Load and Reserve and Store Conditional instructions from Book II, Idarx and stdcx. are available while executing in VLE mode on 64-bit implementations. The mnemonics, decoding, and semantics for those instructions are identical to those in Book II; see Section 3.3.2 of Book II for the instruction definitions.

The Memory Barrier instructions from Book II, sync (msync) and mbar are available while executing in VLE mode. The mnemonics, decoding, and semantics for those instructions are identical to those in Book II; see Section 3.3.3 of Book II for the instruction definitions.

The wait instruction from Book II is available while executing in VLE mode if the category Wait is implemented. The mnemonics, decoding, and semantics for wait are identical to those in Book II; see Section 3.3 of Book II for the instruction definition.

\section*{Instruction Synchronize \\ C-form \\ se_isync}


Executing an se_isync instruction ensures that all instructions preceding the se_isync instruction have completed before the se_isync instruction completes, and that no subsequent instructions are initiated until after the se_isync instruction completes. It also ensures that all instruction cache block invalidations caused by icbi instructions preceding the se_isync instruction have been performed with respect to the processor executing the se_isync instruction, and then causes any prefetched instructions to be discarded.

Except as described in the preceding sentence, the se_isync instruction may complete before storage accesses associated with instructions preceding the se_isync instruction have been performed. This instruction is context synchronizing.

The se_isync instruction has identical semantics to the Book II isync instruction, but has a different encoding.

\section*{Special Registers Altered:}

None

\subsection*{6.2 Cache Management Instructions}

Cache management instructions implemented by category VLE are identical to those defined in Book II and Book III-E.

The Cache Management instructions from Book II, dcba, dcbf, dcbst, dcbt, dcbtst, dcbz, icbi, and icbt are available while executing in VLE mode. The mnemonics, decoding, and semantics for these instructions are identical to those in Book II; see Section 3.2 of Book II for the instruction definitions.
The Cache Management instruction from Book III-E, dcbi is available while executing in VLE mode. The mnemonics, decoding, and semantics for this instruction are identical to those in Book III-E; see Section 4.9.1 of Book III-E for the instruction definition.

\subsection*{6.3 Cache Locking Instructions}

Cache locking instructions implemented by category VLE are identical to those defined in Book III-E. If the Cache Locking instructions are implemented in category VLE, the category Embedded Cache Locking must also be implemented.
The Cache Locking instructions from Book III-E, dcbtls, dcbtstls, dcblc, icbtls, and icblc are available while executing in VLE mode. The mnemonics, decoding, and semantics for these instructions are identical to those in Book III-E; see Section 4.9.2 of Book III-E for the instruction definitions.

\subsection*{6.4 TLB Management Instructions}

The TLB management instructions implemented by category VLE are identical to those defined in Book III-E.

The TLB Management instructions from Book III-E, tlbre, tlbwe, tlbivax, tlbsync, and tlbsx are available while executing in VLE mode. The mnemonics, decoding, and semantics for these instructions are identical to those in Book III-E. See Section 4.9.4.1 of Book III-E for the instruction definitions.

Instructions and resources from category Embedded.MMU Type FSL are available if the appropriate category is implemented.

\subsection*{6.5 Instruction Alignment and Byte Ordering}

Only Big-Endian instruction memory is supported when executing from a page of VLE instructions. Attempting to fetch VLE instructions from a page marked as LittleEndian generates an instruction storage interrupt byteordering exception.

\title{
Chapter 7. Additional Categories Available in VLE
}
7.1 Move Assist . . . . . . . . . . . . . . . . . 713
7.2 Vector............................ . 713
7.3 Signal Processing Engine. . . . . . . 713
7.4 Embedded Floating Point . . . . . . . . 713
7.5 Legacy Move Assist . . . . . . . . . . . . 713
7.6 External PID ..................... . . 713
7.7 Embedded Performance Monitor . 714
7.8 Processor Control . . . . . . . . . . . . . 714

\subsection*{7.4 Embedded Floating Point}

Embedded Floating Point instructions implemented by category VLE are identical to those defined in Book I. If the Embedded Floating Point instructions are implemented in category VLE, the appropriate category SPE.Embedded Float Scalar Double, SPE.Embedded Float Scalar Single, or SPE.Embedded Float Vector must also be implemented. The mnemonics, decoding, and semantics for those instructions are identical to those in Book I; see Chapter 7 of Book I for the instruction definitions.

\subsection*{7.5 Legacy Move Assist}

Legacy Move Assist instructions implemented by category VLE are identical to those defined in Book I. If the Legacy Move Assist instructions are implemented in category VLE, category Legacy Move Assist must also be implemented. The mnemonics, decoding, and semantics for those instructions are identical to those in Book I; see Chapter 8 of Book I for the instruction definitions.

\subsection*{7.6 External PID}

External Process ID instructions implemented by category VLE are identical to those defined in Book III-E. If the External Process ID instructions are implemented in category VLE, category Embedded.External PID must also be implemented. The mnemonics, decoding, and semantics for those instructions are identical to those in Book III-E; see Chapter 3.3.4 of Book III-E for the instruction definitions.

\subsection*{7.7 Embedded Performance Monitor}

Embedded Performance Monitor instructions implemented by category VLE are identical to those defined in Book III-E. If the Embedded Performance Monitor instructions are implemented in category VLE, category Embedded.Performance Monitor must also be implemented. The mnemonics, decoding, and semantics for those instructions are identical to those in Book III-E; see Appendix E of Book III-E for the instruction definitions.

\subsection*{7.8 Processor Control}

Processor Control instructions implemented by category VLE are identical to those defined in Book III-E. If the Processor Control instructions are implemented in category VLE, category Embedded.Processor Control must also be implemented. The mnemonics, decoding, and semantics for those instructions are identical to those in Book III-E; see Chapter 9 of Book III-E for the instruction definitions.

\section*{Appendix A. VLE Instruction Set Sorted by Mnemonic}

This appendix lists all the instructions available in VLE mode in the Power ISA, in order by mnemonic. Opcodes that are not defined below are treated as illegal by category VLE.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 틍 & \[
\begin{gathered}
\text { Opcode } \\
\text { (hexadeci- } \\
\text { mal) }^{2}
\end{gathered}
\] & \[
0
\] & & Cat \({ }^{1}\) & Mnemonic & Instruction \\
\hline XO & \(7 \mathrm{C000214}\) & & & B & add[0][.] & Add \\
\hline XO & \(7 \mathrm{C000014}\) & & & B & addc[0][.] & Add Carrying \\
\hline XO & \(7 \mathrm{C000114}\) & SR & & B & adde[0][.] & Add Extended \\
\hline XO & 7C0001D4 & SR & & B & addme[0][.] & Add to Minus One Extended \\
\hline XO & \(7 \mathrm{C000194}\) & SR & & B & addze[0][.] & Add to Zero Extended \\
\hline X & 76000038 & SR & & B & and[.] & AND \\
\hline X & \(7 \mathrm{C000078}\) & SR & & B & andc[.] & AND with Complement \\
\hline EVX & 1000020F & & & SP & brinc & Bit Reverse Increment \\
\hline X & \(7 \mathrm{C000000}\) & & & B & cmp & Compare \\
\hline X & \(7 \mathrm{C000040}\) & & & B & cmpl & Compare Logical \\
\hline X & \(7 \mathrm{C000074}\) & SR & & 64 & cnt|zd[.] & Count Leading Zeros Doubleword \\
\hline X & \(7 \mathrm{C000034}\) & SR & & B & cntlzw[.] & Count Leading Zeros Word \\
\hline X & 7C0005EC & & & E & dcba & Data Cache Block Allocate \\
\hline X & 7C0000AC & & & B & dcbf & Data Cache Block Flush \\
\hline X & 7C0000FE & & P & E.PD & dcbfep & Data Cache Block Flush by External Process ID \\
\hline X & 7C0003AC & & P & E & dcbi & Data Cache Block Invalidate \\
\hline X & \(7 \mathrm{C00030C}\) & & M & ECL & dcblc & Data Cache Block Lock Clear \\
\hline X & \(7 \mathrm{C00006C}\) & & & B & dcbst & Data Cache Block Store \\
\hline X & \(7 \mathrm{C00022C}\) & & & B & dcbt & Data Cache Block Touch \\
\hline X & 7C00027E & & P & E.PD & dcbtep & Data Cache Block Touch by External Process ID \\
\hline X & \(7 \mathrm{C00014C}\) & & M & ECL & dcbtls & Data Cache Block Touch and Lock Set \\
\hline X & 7C0001EC & & & B & dcbtst & Data Cache Block Touch for Store \\
\hline X & 7C0001FE & & P & E.PD & dcbtstep & Data Cache Block Touch for Store by External Process ID \\
\hline X & \(7 \mathrm{C00010C}\) & & M & ECL & dcbtstls & Data Cache Block Touch for Store and Lock Set \\
\hline X & 7C0007EC & & & B & dcbz & Data Cache Block set to Zero \\
\hline X & 7C0007FE & & P & E.PD & dcbzep & Data Cache Block set to Zero by External Process ID \\
\hline X & \(7 \mathrm{C00038C}\) & & P & E.CI & dci & Data Cache Invalidate \\
\hline X & \(7 \mathrm{C00028C}\) & & P & E.CD & dcread & Data Cache Read \\
\hline X & 7C0003CC & & P & E.CD & dcread & Data Cache Read \\
\hline XO & 7C0003D2 & SR & & 64 & divd[0][.] & Divide Doubleword \\
\hline XO & 7C000392 & SR & & 64 & divdu[o][.] & Divide Doubleword Unsigned \\
\hline XO & 7C0003D6 & SR & & B & divw[0][.] & Divide Word \\
\hline XO & \(7 \mathrm{C000396}\) & SR & & B & divwu[0][.] & Divide Word Unsigned \\
\hline D & \(1 \mathrm{C000000}\) & & & VLE & e_add16i & Add Immediate \\
\hline I16A & 70008800 & SR & & VLE & e_add2i. & Add (2 operand) Immediate and Record \\
\hline I16A & 70009000 & & & VLE & e_add2is & Add (2 operand) Immediate Shifted \\
\hline SCI8 & 18008000 & SR & & VLE & e_addi[.] & Add Scaled Immediate \\
\hline SCI8 & 18009000 & SR & & VLE & e_addic[.] & Add Scaled Immediate Carrying \\
\hline I16L & 7000 C 800 & SR & & VLE & e_and2i. & AND (2 operand) Immediate \\
\hline I16L & 7000E800 & SR & & VLE & e_and2is. & AND (2 operand) Immediate Shifted \\
\hline SCI8 & 1800c000 & SR & & VLE & e_andi[.] & AND Scaled Immediate \\
\hline BD24 & 78000000 & & & VLE & e_b[l] & Branch [and Link] \\
\hline BD15 & 7A000000 & CT & & VLE & e_bc[l] & Branch Conditional [and Link] \\
\hline IA16 & 70009800 & & & VLE & e_cmp16i & Compare Immediate Word \\
\hline IA16 & 70008000 & & & VLE & e_cmph16i & Compare Halfword Immediate \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline E & \[
\begin{array}{|c|}
\hline \text { Opcode } \\
\text { (hexadeci- }^{\text {mal) }}{ }^{2}
\end{array}
\] &  & Cat \({ }^{1}\) & Mnemonic & Instruction \\
\hline X & 7C00001C & & VLE & e_cmph & Compare Halfword \\
\hline IA16 & 7000B800 & & VLE & e_cmphl16i & Compare Halfword Logical Immediate \\
\hline X & 7C00005C & & VLE & e_cmphl & Compare Halfword Logical \\
\hline SCI8 & 1800A800 & & VLE & e_cmpi & Compare Scaled Immediate Word \\
\hline I16A & 7000A800 & & VLE & e_cmpl16i & Compare Logical Immediate Word \\
\hline SCI8 & 1880A800 & & VLE & e_cmpli & Compare Logical Scaled Immediate Word \\
\hline XL & \(7 \mathrm{C000202}\) & & VLE & e_crand & Condition Register AND \\
\hline XL & \(7 \mathrm{C000102}\) & & VLE & e_crandc & Condition Register AND with Complement \\
\hline XL & \(7 \mathrm{C000242}\) & & VLE & e_creqv & Condition Register Equivalent \\
\hline XL & \(7 \mathrm{C0001C2}\) & & VLE & e_crnand & Condition Register NAND \\
\hline XL & 7C000042 & & VLE & e_crnor & Condition Register NOR \\
\hline XL & 7C000382 & & VLE & e_cror & Condition Register OR \\
\hline XL & \(7 \mathrm{C000342}\) & & VLE & e_crorc & Condition Register OR with Complement \\
\hline XL & \(7 \mathrm{C000182}\) & & VLE & e_crxor & Condition Register XOR \\
\hline D & 30000000 & & VLE & e_lbz & Load Byte and Zero \\
\hline D8 & 18000000 & & VLE & e_lbzu & Load Byte and Zero with Update \\
\hline D & 38000000 & & VLE & e_lha & Load Halfword Algebraic \\
\hline D8 & 18000300 & & VLE & e_lhau & Load Halfword Algebraic with Update \\
\hline D & 58000000 & & VLE & e_lhz & Load Halfword and Zero \\
\hline D8 & 18000100 & & VLE & e_lhzu & Load Halfword and Zero with Update \\
\hline LI20 & 70000000 & & VLE & e_li & Load Immediate \\
\hline I16L & 7000E000 & & VLE & e_lis & Load Immediate Shifted \\
\hline D8 & 18000800 & & VLE & e_Imw & Load Multiple Word \\
\hline D & 50000000 & & VLE & e_lwz & Load Word and Zero \\
\hline D8 & 18000200 & & VLE & e_lwzu & Load Word and Zero with Update \\
\hline XL & \(7 \mathrm{C000020}\) & & VLE & e_mcrf & Move CR Field \\
\hline I16A & 7000A000 & & VLE & e_mull2i & Multiply (2 operand) Low Immediate \\
\hline SCI8 & 1800A000 & & VLE & e_mulli & Multiply Low Scaled Immediate \\
\hline I16L & \(7000 \mathrm{C0} 00\) & & VLE & e_or2i & OR (2operand) Immediate \\
\hline I16L & 7000D000 & & VLE & e_or2is & OR (2 operand) Immediate Shifted \\
\hline SCI8 & 1800D000 & SR & VLE & e_ori[.] & OR Scaled Immediate \\
\hline X & 76000230 & SR & VLE & e_rlw[.] & Rotate Left Word \\
\hline X & \(7 \mathrm{C000270}\) & SR & VLE & e_rlwi[.] & Rotate Left Word Immediate \\
\hline M & 74000000 & & VLE & e_rlwimi & Rotate Left Word Immediate then Mask Insert \\
\hline M & 74000001 & & VLE & e_rlwinm & Rotate Left Word Immediate then AND with Mask \\
\hline X & \(7 \mathrm{C000070}\) & SR & VLE & e_slwi[.] & Shift Left Word Immediate \\
\hline X & \(7 \mathrm{C000470}\) & SR & VLE & e_srwi[.] & Shift Right Word Immediate \\
\hline D & 34000000 & & VLE & e_stb & Store Byte \\
\hline D8 & 18000400 & & VLE & e_stbu & Store Byte with Update \\
\hline D & 5c000000 & & VLE & e_sth & Store Halfword \\
\hline D8 & 18000500 & & VLE & e_sthu & Store Halfword with Update \\
\hline D8 & 18000900 & & VLE & e_stmw & Store Multiple Word \\
\hline D & 54000000 & & VLE & e_stw & Store Word \\
\hline D8 & 18000600 & & VLE & e_stwu & Store word with Update \\
\hline SCl8 & 1800B000 & SR & VLE & e_subfic[.] & Subtract From Scaled Immediate Carrying \\
\hline SCI8 & 1800E000 & SR & VLE & e_xori[.] & XOR Scaled Immediate \\
\hline EVX & 100002E4 & & SP.FD & efdabs & Floating-Point Double-Precision Absolute Value \\
\hline EVX & 100002E0 & & SP.FD & efdadd & Floating-Point Double-Precision Add \\
\hline EVX & 100002EF & & SP.FD & efdcfs & Floating-Point Double-Precision Convert from Single-Preci-
sion \\
\hline EVX & 100002F3 & & SP.FD & efdcfsf & Convert Floating-Point Double-Precision from Signed Fraction \\
\hline EVX & 100002F1 & & SP.FD & efdcfsi & Convert Floating-Point Double-Precision from Signed Integer \\
\hline EVX & 100002E3 & & SP.FD & efdcfsid & Convert Floating-Point Double-Precision from Signed Integer Doubleword \\
\hline EVX & 100002F2 & & SP.FD & efdcfuf & Convert Floating-Point Double-Precision from Unsigned Fraction \\
\hline EVX & 100002F0 & & SP.FD & efdcfui & Convert Floating-Point Double-Precision from Unsigned Integer \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline EID & Opcode (hexadecimal) \({ }^{2}\) &  & Cat \({ }^{1}\) & Mnemonic & Instruction \\
\hline EVX & 100002E2 & & SP.FD & efdcfuid & Convert Floating-Point Double-Precision from Unsigned Integer Doubleword \\
\hline EVX & 100002EE & & SP.FD & efdcmpea & Floating-Point Double-Precision Compare Equal \\
\hline EVX & 100002EC & & SP.FD & efdcmpgt & Floating-Point Double-Precision Compare Greater Than \\
\hline EVX & 100002ED & & SP.FD & efdcmplt & Floating-Point Double-Precision Compare Less Than \\
\hline EVX & 100002F7 & & SP.FD & efdctst & Convert Floating-Point Double-Precision to Signed Fraction \\
\hline EVX & \(100002 \mathrm{F5}\) & & SP.FD & efdctsi & Convert Floating-Point Double-Precision to Signed Integer \\
\hline EVX & 100002EB & & SP.FD & efdctsidz & Convert Floating-Point Double-Precision to Signed Integer Doubleword with Round Towards Zero \\
\hline EVX & 100002FA & & SP.FD & efdctsiz & Convert Floating-Point Double-Precision to Signed Integer with Round Towards Zero \\
\hline EVX & 100002F6 & & SP.FD & efdctuf & Convert Floating-Point Double-Precision to Unsigned Fraction \\
\hline EVX & 100002F4 & & SP.FD & efdctui & ```
Convert Floating-Point Double-Precision to Unsigned Inte-
``` \\
\hline EVX & 100002EA & & SP.FD & efdctuidz & Convert Floating-Point Double-Precision to Unsigned Integer Doubleword with Round Towards Zero \\
\hline EVX & 100002F8 & & SP.FD & efdctuiz & Convert Floating-Point Double-Precision to Unsigned Integer with Round Towards Zero \\
\hline EVX & 100002E9 & & SP.FD & efddiv & Floating-Point Double-Precision Divide \\
\hline EVX & 100002E8 & & SP.FD & efdmul & Floating-Point Double-Precision Multiply \\
\hline EVX & 100002E5 & & SP.FD & efdnabs & Floating-Point Double-Precision Negative Absolute Value \\
\hline EVX & 100002E6 & & SP.FD & efdneg & Floating-Point Double-Precision Negate \\
\hline EVX & 100002E1 & & SP.FD & efdsub & Floating-Point Double-Precision Subtract \\
\hline EVX & 100002FE & & SP.FD & efdtsteq & Floating-Point Double-Precision Test Equal \\
\hline EVX & 100002FC & & SP.FD & efdtstgt & Floating-Point Double-Precision Test Greater Than \\
\hline EVX & 100002FD & & SP.FD & efdtstt & Floating-Point Double-Precision Test Less Than \\
\hline EVX & 100002E4 & & SP.FS & efsabs & Floating-Point Single-Precision Absolute Value \\
\hline EVX & 100002E0 & & SP.FS & efsadd & Floating-Point Single-Precision Add \\
\hline EVX & 100002CF & & SP.FD & efscfd & Floating-Point Single-Precision Convert from Double-Preci-
sion \\
\hline EVX & 100002F3 & & SP.FS & efscfsf & Convert Floating-Point Single-Precision from Signed Fraction \\
\hline EVX & 100002F1 & & SP.FS & efscfsi & Convert Floating-Point Single-Precision from Signed Integer \\
\hline & 10 & & & & Convert Floating-Point Single-Precision from Signed Integer Doubleword \\
\hline EVX & 100002F2 & & SP.FS & efscfuf & Convert Floating-Point Single-Precision from Unsigned Fraction \\
\hline EVX & 100002F0 & & SP.FS & efscfui & Convert Floating-Point Single-Precision from Unsigned Integer \\
\hline EVX & 100002E2 & & SP.FS & efscfuid & Convert Floating-Point Single-Precision from Unsigned Integer Doubleword \\
\hline EVX & 100002EE & & SP.FS & efscmpea & Floating-Point Single-Precision Compare Equal \\
\hline EVX & 100002EC & & SP.FS & efscmpgt & Floating-Point Single-Precision Compare Greater Than \\
\hline EVX & 100002ED & & SP.FS & efscmplt & Floating-Point Single-Precision Compare Less Than \\
\hline EVX & 100002F7 & & SP.FS & efsctsf & Convert Floating-Point Single-Precision to Signed Fraction \\
\hline EVX & 100002F5 & & SP.FS & efscts & Convert Floating-Point Single-Precision to Signed Integer \\
\hline EVX & 100002EB & & SP.FS & efsctsidz & Convert Floating-Point Single-Precision to Signed Integer Doubleword with Round Towards Zero \\
\hline EVX & 100002FA & & SP.FS & efsctsiz & Convert Floating-Point Single-Precision to Signed Integer with Round Towards Zero \\
\hline EVX & 100002F6 & & SP.FS & efsctuf & Convert Floating-Point Single-Precision to Unsigned Fraction \\
\hline EVX & 100002F4 & & SP.FS & efsctui & Convert Floating-Point Single-Precision to Unsigned Integer \\
\hline EVX & 100002EA & & SP.FS & efsctuidz & Convert Floating-Point Single-Precision to Unsigned Integer Doubleword with Round Towards Zero \\
\hline EVX & 100002F8 & & SP.FS & efsctuiz & Convert Floating-Point Single-Precision to Unsigned Integer with Round Towards Zero \\
\hline EVX & 100002E9 & & SP.FS & efsdiv & Floating-Point Single-Precision Divide \\
\hline EVX & 100002E8 & & SP.FS & efsmul & Floating-Point Single-Precision Multiply \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline 튼 & \[
\begin{gathered}
\text { Opcode } \\
\text { (hexadeci- }
\end{gathered}
\]
\[
\mathrm{mal})^{2}
\] & \[
\frac{0}{0}{ }^{0}{ }^{0}
\] & Cat \({ }^{1}\) & Mnemonic & Instruction \\
\hline EVX & 100002E5 & & SP.FS & efsnabs & Floating-Point Single-Precision Negative Absolute Value \\
\hline EVX & 100002E6 & & SP.FS & efsneg & Floating-Point Single-Precision Negate \\
\hline EVX & 100002E1 & & SP.FS & efssub & Floating-Point Single-Precision Subtract \\
\hline EVX & 100002FE & & SP.FS & efststeq & Floating-Point Single-Precision Test Equal \\
\hline EVX & 100002FC & & SP.FS & efststgt & Floating-Point Single-Precision Test Greater Than \\
\hline EVX & 100002FD & & SP.FS & efststlt & Floating-Point Single-Precision Test Less Than \\
\hline X & 7C000238 & SR & B & eqv[.] & Equivalent \\
\hline EVX & 10000208 & & SP & evabs & Vector Absolute Value \\
\hline EVX & 10000202 & & SP & evaddiw & Vector Add Immediate Word \\
\hline EVX & 100004 C 9 & & SP & evaddsmiaaw & Vector Add Signed, Modulo, Integer to Accumulator Word \\
\hline EVX & 100004 Cl & & SP & evaddssiaaw & Vector Add Signed, Saturate, Integer to Accumulator Word \\
\hline EVX & 100004 C 8 & & SP & evaddumiaaw & Vector Add Unsigned, Modulo, Integer to Accumulator Word \\
\hline EVX & \(100004 \mathrm{C0}\) & & SP & evaddusiaaw & Vector Add Unsigned, Saturate, Integer to Accumulator Word \\
\hline EVX & 10000200 & & SP & evaddw & Vector Add Word \\
\hline EVX & 10000211 & & SP & evand & Vector AND \\
\hline EVX & 10000212 & & SP & evandc & Vector AND with Complement \\
\hline EVX & 10000234 & & SP & evcmpeq & Vector Compare Equal \\
\hline EVX & 10000231 & & SP & evcmpgts & Vector Compare Greater Than Signed \\
\hline EVX & 10000230 & & SP & evcmpgtu & Vector Compare Greater Than Unsigned \\
\hline EVX & 10000233 & & SP & evcmplts & Vector Compare Less Than Signed \\
\hline EVX & 10000232 & & SP & evcmpltu & Vector Compare Less Than Unsigned \\
\hline EVX & 1000020E & & SP & evcntisw & Vector Count Leading Sign Bits Word \\
\hline EVX & 1000020D & & SP & evcntizw & Vector Count Leading Zeros Bits Word \\
\hline EVX & 100004C6 & & SP & evdivws & Vector Divide Word Signed \\
\hline EVX & \(100004 \mathrm{C7}\) & & SP & evdivwu & Vector Divide Word Unsigned \\
\hline EVX & 10000219 & & SP & eveqv & Vector Equivalent \\
\hline EVX & 1000020A & & SP & evextsb & Vector Extend Sign Byte \\
\hline EVX & 1000020B & & SP & evextsh & Vector Extend Sign Halfword \\
\hline EVX & 10000284 & & SP.FV & evfsabs & Vector Floating-Point Single-Precision Absolute Value \\
\hline EVX & 10000280 & & SP.FV & evfsadd & Vector Floating-Point Single-Precision Add \\
\hline EVX & 10000293 & & SP.FV & evfscfsf & Vector Convert Floating-Point Single-Precision from Signed Fraction \\
\hline EVX & 10000291 & & SP.FV & evfscfsi & Vector Convert Floating-Point Single-Precision from Signed Integer \\
\hline EVX & 10000292 & & SP.FV & evfscfuf & Vector Convert Floating-Point Single-Precision from Unsigned Fraction \\
\hline EVX & 10000290 & & SP.FV & evfscfui & Vector Convert Floating-Point Single-Precision from Unsigned Integer \\
\hline EVX & 1000028E & & SP.FV & evfscmpeq & Vector Floating-Point Single-Precision Compare Equa \\
\hline EVX & 1000028C & & SP.FV & evfscmpgt & Vector Floating-Point Single-Precision Compare Greater Than \\
\hline EVX & 1000028D & & SP.FV & evfscmplt & Vector Floating-Point Single-Precision Compare Less Than \\
\hline EVX & 10000297 & & SP.FV & evfsctsf & Vector Convert Floating-Point Single-Precision to Signed Fraction \\
\hline EVX & 10000295 & & SP.FV & evfsctsi & Vector Convert Floating-Point Single-Precision to Signed Integer \\
\hline EVX & 1000029A & & SP.FV & evfsctsiz & Vector Convert Floating-Point Single-Precision to Signed Integer with Round Towards Zero \\
\hline EVX & 10000296 & & SP.FV & evfsctuf & Vector Convert Floating-Point Single-Precision to Unsigned Fraction \\
\hline EVX & 10000294 & & SP.FV & evfsctui & Vector Convert Floating-Point Single-Precision to Unsigned Integer \\
\hline EVX & 10000298 & & SP.FV & evfsctuiz & Vector Convert Floating-Point Single-Precision to Unsigned Integer with Round Towards Zero \\
\hline EVX & 10000289 & & SP.FV & evfsdiv & Vector Floating-Point Single-Precision Divide \\
\hline EVX & 10000288 & & SP.FV & evfsmul & Vector Floating-Point Single-Precision Multiply \\
\hline EVX & 10000285 & & SP.FV & evfsnabs & Vector Floating-Point Single-Precision Negative Absolute Value \\
\hline EVX & 10000286 & & SP.FV & evfsneg & Vector Floating-Point Single-Precision Negate \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline 튼 & Opcode
(hexadeci-
mal \(^{2}\) mal) \({ }^{2}\) &  & Cat \({ }^{1}\) & Mnemonic & Instruction \\
\hline EVX & 10000281 & & SP.FV & evfssub & Vector Floating-Point Single-Precision Subt \\
\hline EVX & 1000029E & & SP.FV & evfststeq & Vector Floating-Point Single-Precision Test Equal \\
\hline EVX & 1000029C & & SP.FV & evfststgt & Vector Floating-Point Single-Precision Test Greater Than \\
\hline EVX & 1000029D & & SP.FV & evfststlt & Vector Floating-Point Single-Precision Test Less Than \\
\hline EVX & 10000301 & & SP & evldd & Vector Load Doubleword into Doubleword \\
\hline EVX & 7C00011D & P & E.PD & evlddepx & Vector Load Doubleword into Doubleword by External Process ID Indexed \\
\hline EVX & 10000300 & & SP & evlddx & Vector Load Doubleword into Doubleword Indexed \\
\hline EVX & 10000305 & & SP & evldh & Vector Load Doubleword into 4 Halfwords \\
\hline EVX & 10000304 & & SP & evldhx & Vector Load Doubleword into 4 Halfwords Indexed \\
\hline EVX & 10000303 & & SP & evldw & Vector Load Doubleword into 2 Words \\
\hline EVX & 10000302 & & SP & evldwx & Vector Load Doubleword into 2 Words Indexed \\
\hline EVX & 10000309 & & SP & evlhhesplat & Vector Load Halfword into Halfwords Even and Splat \\
\hline EVX & 10000308 & & SP & evlhhesplatx & Vector Load Halfword into Halfwords Even and Splat Indexed \\
\hline EVX & 1000030F & & SP & evlhhossplat & Vector Load Halfword into Halfwords Odd and Splat \\
\hline EVX & 1000030E & & SP & evlhhossplatx & Vector Load Halfword into Halfwords Odd Signed and Splat Indexed \\
\hline EVX & 1000030D & & SP & evlhhousplat & Vector Load Halfword into Halfwords Odd Unsigned and Splat \\
\hline EVX & 1000030C & & SP & evlhhousplatx & Vector Load Halfword into Halfwords Odd Unsigned and Splat Indexed \\
\hline EVX & 10000311 & & SP & evlwhe & Vector Load Word into Two Halfwords Even \\
\hline EVX & 10000310 & & SP & evlwhex & Vector Load Word into Two Halfwords Even Indexed \\
\hline EVX & 10000317 & & SP & evlwhos & Vector Load Word into Two Halfwords Odd Signed (with sign extension) \\
\hline EVX & 10000316 & & SP & evlwhosx & Vector Load Word into Two Halfwords Odd Signed Indexed (with sign extension) \\
\hline EVX & 10000315 & & SP & evlwhou & Vector Load Word into Two Halfwords Odd Unsigned (zeroextended) \\
\hline EVX & 10000314 & & SP & evlwhoux & Vector Load Word into Two Halfwords Odd Unsigned Indexed (zero-extended) \\
\hline EVX & 1000031D & & SP & evlwhsplat & Vector Load Word into Two Halfwords and Splat \\
\hline EVX & 1000031C & & SP & evlwhsplatx & Vector Load Word into Two Halfwords and Splat Indexed \\
\hline EVX & 10000319 & & SP & evlwwsplat & Vector Load Word into Word and Splat \\
\hline EVX & 10000318 & & SP & evlwwsplatx & Vector Load Word into Word and Splat Indexed \\
\hline EVX & 1000022C & & SP & evmergehi & Vector Merge High \\
\hline EVX & 1000022E & & SP & evmergehilo & Vector Merge High/Low \\
\hline EVX & 1000022D & & SP & evmergelo & Vector Merge Low \\
\hline EVX & 1000022F & & SP & evmergelohi & Vector Merge Low/High \\
\hline EVX & 1000052B & & SP & evmhegsmfaa & Vector Multiply Halfwords, Even, Guarded, Signed, Modulo, Fractional and Accumulate \\
\hline EVX & 100005AB & & SP & evmhegsmfan & Vector Multiply Halfwords, Even, Guarded, Signed, Modulo, Fractional and Accumulate Negative \\
\hline EVX & 10000529 & & SP & evmhegsmiaa & Vector Multiply Halfwords, Even, Guarded, Signed, Modulo, Integer and Accumulate \\
\hline EVX & 100005A9 & & SP & evmhegsmian & Vector Multiply Halfwords, Even, Guarded, Signed, Modulo, Integer and Accumulate Negative \\
\hline EVX & 10000528 & & SP & evmhegumiaa & Vector Multiply Halfwords, Even, Guarded, Unsigned, Modulo, Integer and Accumulate \\
\hline EVX & 100005A8 & & SP & evmhegumian & Vector Multiply Halfwords, Even, Guarded, Unsigned, Modulo, Integer and Accumulate Negative \\
\hline EVX & 1000040B & & SP & evmhes & Vector Multiply Halfwords, Even, Signed, Modulo, Fractional \\
\hline EVX & 1000042B & & SP & evmhesmfa & Vector Multiply Halfwords, Even, Signed, Modulo, Fractional to Accumulate \\
\hline EVX & 1000050B & & SP & evmhesmfaaw & Vector Multiply Halfwords, Even, Signed, Modulo, Fractional and Accumulate into Words \\
\hline EVX & 1000058B & & SP & evmhesmfanw & Vector Multiply Halfwords, Even, Signed, Modulo, Fractional and Accumulate Negative into Words \\
\hline EVX & 10000409 & & SP & evmhesmi & Vector Multiply Halfwords, Even, Signed, Modulo, Integer \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline 튼 & \[
\begin{gathered}
\text { Opcode } \\
\text { (hexadeci- }
\end{gathered}
\]
\[
\mathrm{mal})^{2}
\] &  & Cat \({ }^{1}\) & Mnemonic & Instruction \\
\hline EVX & 10000429 & & SP & evmhesmia & Vector Multiply Halfwords, Even, Signed, Modulo, Integer to Accumulator \\
\hline EVX & 10000509 & & SP & evmhesmiaaw & Vector Multiply Halfwords, Even, Signed, Modulo, Integer and Accumulate into Words \\
\hline EVX & 10000589 & & SP & evmhesmianw & Vector Multiply Halfwords, Even, Signed, Modulo, Integer and Accumulate Negative into Words \\
\hline EVX & 10000403 & & SP & evmhessf & Vector Multiply Halfwords, Even, Signed, Saturate, Fractional \\
\hline EVX & 10000423 & & SP & evmhessfa & Vector Multiply Halfwords, Even, Signed, Saturate, Fractional to Accumulator \\
\hline EVX & 10000503 & & SP & evmhessfaaw & Vector Multiply Halfwords, Even, Signed, Saturate, Fractional and Accumulate into Words \\
\hline EVX & 10000583 & & SP & evmhessfanw & Vector Multiply Halfwords, Even, Signed, Saturate, Fractional and Accumulate Negative into Words \\
\hline EVX & 10000501 & & SP & evmhessiaaw & Vector Multiply Halfwords, Even, Signed, Saturate, Integer and Accumulate into Words \\
\hline EVX & 10000581 & & SP & evmhessianw & Vector Multiply Halfwords, Even, Signed, Saturate, Integer and Accumulate Negative into Words \\
\hline EVX & 10000408 & & SP & evmheumi & Vector Multiply Halfwords, Even, Unsigned, Modulo, Integer \\
\hline EVX & 10000428 & & SP & evmheumia & Vector Multiply Halfwords, Even, Unsigned, Modulo, Integer to Accumulator \\
\hline EVX & 10000508 & & SP & evmheumiaaw & Vector Multiply Halfwords, Even, Unsigned, Modulo, Integer and Accumulate into Words \\
\hline EVX & 10000588 & & SP & evmheumianw & Vector Multiply Halfwords, Even, Unsigned, Modulo, Integer and Accumulate Negative into Words \\
\hline EVX & 10000500 & & SP & evmheusiaaw & Vector Multiply Halfwords, Even, Unsigned, Saturate Integer and Accumulate into Words \\
\hline EVX & 10000580 & & SP & evmheusianw & Vector Multiply Halfwords, Even, Unsigned, Saturate Integer and Accumulate Negative into Words \\
\hline EVX & 1000052F & & SP & evmhogsmfaa & Vector Multiply Halfwords, Odd, Guarded, Signed, Modulo, Fractional and Accumulate \\
\hline EVX & 100005AF & & SP & evmhogsmfan & Vector Multiply Halfwords, Odd, Guarded, Signed, Modulo, Fractional and Accumulate Negative \\
\hline EVX & 1000052D & & SP & evmhogsmiaa & Vector Multiply Halfwords, Odd, Guarded, Signed, Modulo, Integer and Accumulate \\
\hline EVX & 100005AD & & SP & evmhogsmian & Vector Multiply Halfwords, Odd, Guarded, Signed, Modulo, Integer and Accumulate Negative \\
\hline EVX & 1000052C & & SP & evmhogumiaa & Vector Multiply Halfwords, Odd, Guarded, Unsigned, Modulo, Integer and Accumulate \\
\hline EVX & 100005AC & & SP & evmhogumian & Vector Multiply Halfwords, Odd, Guarded, Unsigned, Modulo, Integer and Accumulate Negative \\
\hline EVX & 1000040F & & SP & evmhosmf & Vector Multiply Halfwords, Odd, Signed, Modulo, Fractional \\
\hline EVX & 1000042F & & SP & evmhosmfa & Vector Multiply Halfwords, Odd, Signed, Modulo, Fractional to Accumulator \\
\hline EVX & 1000050F & & SP & evmhosmfaaw & Vector Multiply Halfwords, Odd, Signed, Modulo, Fractional and Accumulate into Words \\
\hline EVX & 1000058 F & & SP & evmhosmfanw & Vector Multiply Halfwords, Odd, Signed, Modulo, Fractional and Accumulate Negative into Words \\
\hline EVX & 1000040D & & SP & evmhosmi & Vector Multiply Halfwords, Odd, Signed, Modulo, Integer \\
\hline EVX & 1000042D & & SP & evmhosmia & Vector Multiply Halfwords, Odd, Signed, Modulo, Integer to Accumulator \\
\hline EVX & 1000050D & & SP & evmhosmiaaw & Vector Multiply Halfwords, Odd, Signed, Modulo, Integer and Accumulate into Words \\
\hline EVX & 1000058D & & SP & evmhosmianw & Vector Multiply Halfwords, Odd, Signed, Modulo, Integer and Accumulate Negative into Words \\
\hline EVX & 10000407 & & SP & evmhossf & Vector Multiply Halfwords, Odd, Signed, Fractional \\
\hline EVX & 10000427 & & SP & evmhossfa & Vector Multiply Halfwords, Odd, Signed, Fractional to Accumulator \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline 튼 & \[
\begin{gathered}
\text { Opcode } \\
\text { (hexadeci- }
\end{gathered}
\]
\[
\mathrm{mal})^{2}
\] & \[
\frac{0}{0}-\frac{0}{0} \frac{0}{2}
\] & Cat \({ }^{1}\) & Mnemonic & Instruction \\
\hline EVX & 10000507 & & SP & evmhossfaaw & Vector Multiply Halfwords, Odd, Signed, Saturate, Fractional and Accumulate into Words \\
\hline EVX & 10000587 & & SP & evmhossfanw & Vector Multiply Halfwords, Odd, Signed, Saturate, Fractional and Accumulate Negative into Words \\
\hline EVX & 10000505 & & SP & evmhossiaaw & Vector Multiply Halfwords, Odd, Signed, Saturate, Integer and Accumulate into Words \\
\hline EVX & 10000585 & & SP & evmhossianw & Vector Multiply Halfwords, Odd, Signed, Saturate, Integer and Accumulate Negative into Words \\
\hline EVX & 1000040C & & SP & evmhoumi & Vector Multiply Halfwords, Odd, Unsigned, Modulo, Integer \\
\hline EVX & 1000042C & & SP & evmhoumia & Vector Multiply Halfwords, Odd, Unsigned, Modulo, Integer to Accumulator \\
\hline EVX & 1000050C & & SP & evmhoumiaaw & Vector Multiply Halfwords, Odd, Unsigned, Modulo, Integer and Accumulate into Words \\
\hline EVX & 1000058 C & & SP & evmhoumianw & Vector Multiply Halfwords, Odd, Unsigned, Modulo, Integer and Accumulate Negative into Words \\
\hline EVX & 10000504 & & SP & evmhousiaaw & Vector Multiply Halfwords, Odd, Unsigned, Saturate, Integer and Accumulate into Words \\
\hline EVX & 10000584 & & SP & evmhousianw & Vector Multiply Halfwords, Odd, Unsigned, Saturate, Integer and Accumulate Negative into Words \\
\hline EVX & 100004C4 & & SP & evmra & Initialize Accumulator \\
\hline EVX & 1000044 F & & SP & evmwhsmf & Vector Multiply Word High Signed, Modulo, Fractional \\
\hline EVX & 1000046 F & & SP & evmwhsmfa & Vector Multiply Word High Signed, Modulo, Fractional to Accumulator \\
\hline EVX & 1000054 F & & SP & evmwhsmfaaw & Vector Multiply Word High Signed, Modulo, Fractional and Accumulate into Words \\
\hline EVX & 100005 CF & & SP & evmwhsmfanw & Vector Multiply Word High Signed, Modulo, Fractional and Accumulate Negative into Words \\
\hline EVX & 1000044 D & & SP & evmwhsmi & Vector Multiply Word High Signed, Modulo, Integer \\
\hline EVX & 1000046 D & & SP & evmwhsmia & Vector Multiply Word High Signed, Modulo, Integer to Accumulator \\
\hline EVX & 1000054D & & SP & evmwhsmiaaw & Vector Multiply Word High Signed, Modulo, Integer and Accumulate into Words \\
\hline EVX & 100005 CD & & SP & evmwhsmianw & Vector Multiply Word High Signed, Modulo, Integer and Accumulate Negative into Words \\
\hline EVX & 10000447 & & SP & evmwhssf & Vector Multiply Word High Signed, Fractional \\
\hline EVX & 10000467 & & SP & evmwhssfa & Vector Multiply Word High Signed, Fractional to Accumulator \\
\hline EVX & 10000547 & & SP & evmwhssfaaw & Vector Multiply Word High Signed, Fractional and Accumulate into Words \\
\hline EVX & 100005C7 & & SP & evmwhssfanw & Vector Multiply Word High Signed, Fractional and Accumulate Negative into Words \\
\hline EVX & 100005C5 & & SP & evmwhssianw & Vector Multiply Word High Signed, Integer and Accumulate Negative into Words \\
\hline EVX & 1000044 C & & SP & evmwhumi & Vector Multiply Word High Unsigned, Modulo, Integer \\
\hline EVX & 1000046 C & & SP & evmwhumia & Vector Multiply Word High Unsigned, Modulo, Integer to Accumulator \\
\hline EVX & 1000054 C & & SP & evmwhumiaaw & Vector Multiply Word High Unsigned, Modulo, Integer and Accumulate into Words \\
\hline EVX & 100005 CC & & SP & evmwhumianw & Vector Multiply Word High Unsigned, Modulo, Integer and Accumulate Negative into Words \\
\hline EVX & 10000544 & & SP & evmwhusiaaw & Vector Multiply Word High Unsigned, Integer and Accumulate into Words \\
\hline EVX & 100005C4 & & SP & evmwhusianw & Vector Multiply Word High Unsigned, Integer and Accumulate Negative into Words \\
\hline EVX & 10000549 & & SP & evmwlsmiaaw & Vector Multiply Word Low Signed, Modulo, Integer and Accumulate into Words \\
\hline EVX & 100005C9 & & SP & evmwlsmianw & Vector Multiply Word Low Signed, Modulo, Integer and Accumulate Negative into Words \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline 튼 & Opcode (hexadecimal) \({ }^{2}\) &  & Cat \({ }^{1}\) & Mnemonic & Instruction \\
\hline EVX & 10000541 & & SP & evmwlssiaaw & Vector Multiply Word Low Signed, Saturate, Integer and Accumulate into Words \\
\hline EVX & 100005C1 & & SP & evmwlssianw & Vector Multiply Word Low Signed, Saturate, Integer and Accumulate Negative into Words \\
\hline EVX & 10000448 & & SP & evmwlumi & Vector Multiply Word Low Unsigned, Modulo, Integer \\
\hline EVX & 10000468 & & SP & evmwlumia & Vector Multiply Word Low Unsigned, Modulo, Integer to Accumulator \\
\hline EVX & 10000548 & & SP & evmwlumiaaw & Vector Multiply Word Low Unsigned, Modulo, Integer and Accumulate into Words \\
\hline EVX & 100005C8 & & SP & evmwlumianw & Vector Multiply Word Low Unsigned, Modulo, Integer and Accumulate Negative into Words \\
\hline EVX & 10000540 & & SP & evmwlusiaaw & Vector Multiply Word Low Unsigned Saturate, Integer and Accumulate into Words \\
\hline EVX & 100005c0 & & SP & evmwlusianw & Vector Multiply Word Low Unsigned Saturate, Integer and Accumulate Negative into Words \\
\hline EVX & 1000045B & & SP & evmwsmf & Vector Multiply Word Signed, Modulo, Fractional \\
\hline EVX & 1000047B & & SP & evmwsmfa & Vector Multiply Word Signed, Modulo, Fractional to Accumulator \\
\hline EVX & 1000055B & & SP & evmwsmfaa & Vector Multiply Word Signed, Modulo, Fractional and Accumulate \\
\hline EVX & 100005DB & & SP & evmwsmfan & Vector Multiply Word Signed, Modulo, Fractional and Accumulate Negative \\
\hline EVX & 10000459 & & SP & evmwsmi & Vector Multiply Word Signed, Modulo, Integer \\
\hline EVX & 10000479 & & SP & evmwsmia & Vector Multiply Word Signed, Modulo, Integer to Accumulator \\
\hline EVX & 10000559 & & SP & evmwsmiaa & Vector Multiply Word Signed, Modulo, Integer and Accumu-
late \\
\hline EVX & 100005D9 & & SP & evmwsmian & Vector Multiply Word Signed, Modulo, Integer and Accumulate Negative \\
\hline EVX & 10000453 & & SP & evmwssf & Vector Multiply Word Signed, Saturate, Fractional \\
\hline EVX & 10000473 & & SP & evmwssfa & Vector Multiply Word Signed, Saturate, Fractional to Accumulator \\
\hline EVX & 10000553 & & SP & evmwssfaa & Vector Multiply Word Signed, Saturate, Fractional and Accumulate \\
\hline EVX & 100005D3 & & SP & evmwssfan & Vector Multiply Word Signed, Saturate, Fractional and Accumulate Negative \\
\hline EVX & 10000458 & & SP & evmwumi & Vector Multiply Word Unsigned, Modulo, Integer \\
\hline EVX & 10000478 & & SP & evmwumia & Vector Multiply Word Unsigned, Modulo, Integer to Accumulator \\
\hline EVX & 10000558 & & SP & evmwumiaa & Vector Multiply Word Unsigned, Modulo, Integer and Accumulate \\
\hline EVX & 100005D8 & & SP & evmwumian & Vector Multiply Word Unsigned, Modulo, Integer and Accumulate Negative \\
\hline EVX & 1000021E & & SP & evnand & Vector NAND \\
\hline EVX & 10000209 & & SP & evneg & Vector Negate \\
\hline EVX & 10000218 & & SP & evnor & Vector NOR \\
\hline EVX & 10000217 & & SP & evor & Vector OR \\
\hline EVX & 1000021B & & SP & evorc & Vector OR with Complement \\
\hline EVX & 10000228 & & SP & evrlw & Vector Rotate Left Word \\
\hline EVX & 1000022A & & SP & evrlwi & Vector Rotate Left Word Immediate \\
\hline EVX & 1000020C & & SP & evrndw & Vector Round Word \\
\hline \[
\begin{gathered}
\mathrm{EVSE} \\
\mathrm{~L}
\end{gathered}
\] & 10000278 & & SP & evsel & Vector Select \\
\hline EVX & 10000224 & & SP & evslw & Vector Shift Left Word \\
\hline EVX & 10000226 & & SP & evslwi & Vector Shift Left Word Immediate \\
\hline EVX & 1000022B & & SP & evsplatfi & Vector Splat Fractional Immediate \\
\hline EVX & 10000229 & & SP & evsplati & Vector Splat Immediate \\
\hline EVX & 10000223 & & SP & evsrwis & Vector Shift Right Word Immediate Signed \\
\hline EVX & 10000222 & & SP & evsrwiu & Vector Shift Right Word Immediate Unsigned \\
\hline EVX & 10000221 & & SP & evsrws & Vector Shift Right Word Signed \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 통 & \(\qquad\) &  & & Cat \({ }^{1}\) & Mnemonic & Instruction \\
\hline EVX & 10000220 & & & SP & evsrwu & Vector Shift Right Word Unsigned \\
\hline EVX & 10000321 & & & SP & evstdd & Vector Store Doubleword of Doubleword \\
\hline EVX & 7C00019D & P & & E.PD & evstddepx & Vector Store Doubleword into Doubleword by External Process ID Indexed \\
\hline EVX & 10000320 & & & SP & evstddx & Vector Store Doubleword of Doubleword Indexed \\
\hline EVX & 10000325 & & & SP & evstdh & Vector Store Doubleword of Four Halfwords \\
\hline EVX & 10000324 & & & SP & evstdhx & Vector Store Doubleword of Four Halfwords Indexed \\
\hline EVX & 10000323 & & & SP & evstdw & Vector Store Doubleword of Two Words \\
\hline EVX & 10000322 & & & SP & evstdwx & Vector Store Doubleword of Two Words Indexed \\
\hline EVX & 10000331 & & & SP & evstwhe & Vector Store Word of Two Halfwords from Even \\
\hline EVX & 10000330 & & & SP & evstwhex & Vector Store Word of Two Halfwords from Even Indexed \\
\hline EVX & 10000335 & & & SP & evstwho & Vector Store Word of Two Halfwords from Odd \\
\hline EVX & 10000334 & & & SP & evstwhox & Vector Store Word of Two Halfwords from Odd Indexed \\
\hline EVX & 10000339 & & & SP & evstwwe & Vector Store Word of Word from Even \\
\hline EVX & 10000338 & & & SP & evstwwex & Vector Store Word of Word from Even Indexed \\
\hline EVX & 1000033D & & & SP & evstwwo & Vector Store Word of Word from Odd \\
\hline EVX & 1000033C & & & SP & evstwwox & Vector Store Word of Word from Odd Indexed \\
\hline EVX & 100004 CB & & & SP & evsubfsmiaaw & Vector Subtract Signed, Modulo, Integer to Accumulator Word \\
\hline EVX & 100004C3 & & & SP & evsubfssiaaw & Vector Subtract Signed, Saturate, Integer to Accumulator Word \\
\hline EVX & 100004 CA & & & SP & evsubfumiaaw & Vector Subtract Unsigned, Modulo, Integer to Accumulator Word \\
\hline EVX & 100004C2 & & & SP & evsubfusiaaw & Vector Subtract Unsigned, Saturate, Integer to Accumulator Word \\
\hline EVX & 10000204 & & & SP & evsubfw & Vector Subtract from Word \\
\hline EVX & 10000206 & & & SP & evsubifw & Vector Subtract Immediate from Word \\
\hline EVX & 10000216 & & & SP & evxor & Vector XOR \\
\hline X & 7 70000774 & SR & & B & extsb[.] & Extend Shign Byte \\
\hline X & \(7 \mathrm{C000734}\) & SR & & B & extsh[.] & Extend Sign Halfword \\
\hline X & 7C0007B4 & SR & & 64 & extsw[.] & Extend Sign Word \\
\hline X & 7C0007AC & & & B & icbi & Instruction Cache Block Invalidate \\
\hline X & 7C0007BE & & & E.PD & icbiep & Instruction Cache Block Invalidate by External Process ID \\
\hline X & 7c0001cc & & & ECL & icblc & Instruction Cache Block Lock Clear \\
\hline X & \(7 \mathrm{C00002C}\) & & & E & icbt & Instruction Cache Block Touch \\
\hline X & 7C0003CC & & & ECL & icbtls & Instruction Cache Block Touch and Lock Set \\
\hline X & \(7 \mathrm{C00078C}\) & & & E.CI & ici & Instruction Cache Invalidate \\
\hline X & 7c0007cc & P & & E.CD & icread & Instruction Cache Read \\
\hline A & \(7 \mathrm{C00001E}\) & & & B.in & isel & Integer Select \\
\hline X & 7C0000BE & P & & E.PD & lbepx & Load Byte by External Process ID Indexed \\
\hline X & 7C0000EE & & & B & Ibzux & Load Byte and Zero with Update Indexed \\
\hline X & 7C0000AE & & & B & lbzx & Load Byte and Zero Indexed \\
\hline X & 7C0000A8 & & & 64 & Idarx & Load Doubleword and Reserve Indexed \\
\hline X & 7C00003A & \(P\) & & E.PD & Idepx & Load Doubleword by External Process ID Indexed \\
\hline X & 7C00006A & & & 64 & Idux & Load Doubleword with Update Indexed \\
\hline X & 7C00002A & & & 64 & Idx & Load Doubleword Indexed \\
\hline X & 7C0004BE & \(P\) & & E.PD & Ifdepx & Load Floating-Point Double by External Process ID Indexed \\
\hline X & 7C0002EE & & & B & Ihaux & Load Halfword Algebraic with Update Indexed \\
\hline X & 7C0002AE & & & B & Ihax & Load Halfword Algebraic Indexed \\
\hline X & 7C00062C & & & B & Ihbrx & Load Halfword Byte-Reversed Indexed \\
\hline X & 7C00023E & P & & E.PD & Ihepx & Load Halfword by External Process ID Indexed \\
\hline X & 7C00026E & & & B & Ihzux & Load Halfword and Zero with Update Indexed \\
\hline X & 7C00022E & & & B & Ihzx & Load Halfword and Zero Indexed \\
\hline X & 7C0004AA & & & MA & Iswi & Load String Word Immediate \\
\hline X & 7C00042A & & & MA & Iswx & Load String Word Indexed \\
\hline X & \(7 \mathrm{C00000E}\) & & & V & Ivebx & Load Vector Element Byte Indexed \\
\hline X & 7C00004E & & & V & Ivehx & Load Vector Element Halfword Indexed \\
\hline X & 7C00024E & & & E.PD & Ivepx & Load Vector by External Process ID Indexed \\
\hline X & 7C00020E & P & & E.PD & Ivepx| & Load Vector by External Process ID Indexed LRU \\
\hline X & \(7 \mathrm{C00008E}\) & & & V & Ivewx & Load Vector Element Word Indexed \\
\hline X & \(7 \mathrm{C00000C}\) & & & V & |vs| & Load Vector for Shift Left Indexed \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 틍 & \[
\begin{gathered}
\text { Opcode } \\
\text { (hexadeci- } \\
\text { mal }^{2}
\end{gathered}
\] &  & & Cat \({ }^{1}\) & Mnemonic & Instruction \\
\hline X & 7C00004C & & & V & Ivsr & Load Vector for Shift Right Indexed \\
\hline X & 7C0000CE & & & V & Ivx[1] & Load Vector Indexed [Last] \\
\hline X & 7C000028 & & & B & Iwarx & Load Word and Reserve Indexed \\
\hline X & 7C0002EA & & & 64 & Iwaux & Load Word Algebraic with Update Indexed \\
\hline X & 7C0002AA & & & 64 & Iwax & Load Word Algebraic Indexed \\
\hline X & 7C00042C & & & B & Iwbrx & Load Word Byte-Reversed Indexed \\
\hline X & 7C00003E & & P & E.PD & Iwepx & Load Word by External Process ID Indexed \\
\hline X & 7C00006E & & & B & Iwzux & Load Word and Zero with Update Indexed \\
\hline X & 7C00002E & & & B & lwzx & Load Word and Zero Indexed \\
\hline X & 10000158 & SR & & LIM & macchw[0][.] & Multiply Accumulate Cross Halfword to Word Modulo Signed \\
\hline X & 100001D8 & SR & & LIM & macchws[0][.] & Multiply Accumulate Cross Halfword to Word Saturate Signed \\
\hline X & 10000198 & SR & & LIM & macchwsu[0][.] & Multiply Accumulate Cross Halfword to Word Saturate Unsigned \\
\hline X & 10000118 & SR & & LIM & macchwu[0][.] & Multiply Accumulate Cross Halfword to Word Modulo Unsigned \\
\hline X & 10000058 & SR & & LIM & machhw[0][.] & Multiply Accumulate High Halfword to Word Modulo Signed \\
\hline X & 100000D8 & SR & & LIM & machhws[0][.] & Multiply Accumulate High Halfword to Word Saturate Signed \\
\hline X & 10000098 & SR & & LIM & machhwsu[o][.] & Multiply Accumulate High Halfword to Word Saturate Unsigned \\
\hline X & 10000018 & SR & & LIM & machhwu[0][.] & Multiply Accumulate High Halfword to Word Modulo Unsigned \\
\hline X & 10000358 & SR & & LIM & maclhw[o][.] & Multiply Accumulate Low Halfword to Word Modulo Signed \\
\hline X & 100003D8 & SR & & LIM & maclhws[0][.] & Multiply Accumulate Low Halfword to Word Saturate Signed \\
\hline X & 10000398 & SR & & LIM & maclhwsu[0][.] & Multiply Accumulate Low Halfword to Word Saturate Unsigned \\
\hline X & 10000318 & SR & & LIM & maclhwu[0][.] & Multiply Accumulate Low Halfword to Word Modulo Unsigned \\
\hline XFX & 7C0006AC & & & E & mba & Memory Barrier \\
\hline X & 7C000400 & & & B & mcrxr & Move To Condition Register From XER \\
\hline XFX & \(7 \mathrm{C000026}\) & & & B & mfcr & Move From Condition Register \\
\hline XFX & 7C000286 & & P & E & mfdcr & Move From Device Control Register \\
\hline XFX & 7C000246 & & P & E & mfdcrux & Move From Device Control Register User-mode Indexed \\
\hline XFX & \(7 \mathrm{C000206}\) & & P & E & mfdcrx & Move From Device Control Register Indexed \\
\hline X & 7C0000A6 & & P & B & mfmsr & Move From Machine State Register \\
\hline XFX & \(7 \mathrm{C100026}\) & & & B & mfocrf & Move From One Condition Register Field \\
\hline XFX & 7C00029C & & 0 & E.PM & mfpmr & Move From Performance Monitor Register \\
\hline XFX & 7C0002A6 & & 0 & B & mfspr & Move From Special Purpose Register \\
\hline VX & 10000604 & & & V & mfvscr & Move from Vector Status and Control Register \\
\hline X & 7C0001DC & & P & E.PC & msgclr & Message Clear \\
\hline X & 7C00019C & & P & E.PC & msgsnd & Message Send \\
\hline XFX & 7C000120 & & & B & mtcrf & Move To Condition Register Fields \\
\hline XFX & \(7 \mathrm{C000386}\) & & P & E & mtdcr & Move To Device Control Register \\
\hline X & \(7 \mathrm{C000346}\) & & & E & mtdcrux & Move To Device Control Register User-mode Indexed \\
\hline X & 7C000306 & & P & E & mtdcrx & Move To Device Control Register Indexed \\
\hline X & \(7 \mathrm{C000124}\) & & P & E & mtmsr & Move To Machine State Register \\
\hline XFX & 7C100120 & & & B & mtocrf & Move To One Condition Register Field \\
\hline XFX & 7C00039C & & 0 & E.PM & mtpmr & Move To Performance Monitor Register \\
\hline XFX & 7C0003A6 & & 0 & B & mtspr & Move To Special Purpose Register \\
\hline VX & 10000644 & & & V & mtvscr & Move to Vector Status and Control Register \\
\hline X & 10000150 & SR & & LIM & mulchw[o][.] & Multiply Cross Halfword to Word Signed \\
\hline X & 10000110 & SR & & LIM & mulchwu[0][.] & Multiply Cross Halfword to Word Unsigned \\
\hline XO & 76000092 & SR & & 64 & mulhd[.] & Multiply High Doubleword \\
\hline XO & 76000012 & SR & & 64 & mulhdu[.] & Multiply High Doubleword Unsigned \\
\hline X & 10000050 & SR & & LIM & mulhhw[o][.] & Multiply High Halfword to Word Signed \\
\hline X & 10000010 & SR & & LIM & mulhhwu[0][.] & Multiply High Halfword to Word Unsigned \\
\hline XO & 76000096 & SR & & B & mulhw[.] & Multiply High Word \\
\hline XO & 7C000016 & SR & & B & mulhwu[.] & Multiply High Word Unsigned \\
\hline XO & 7C0001D2 & SR & & 64 & mulld[0][.] & Multiply Low Doubleword \\
\hline
\end{tabular}

\section*{724 \\ Power ISA \({ }^{\text {TM }}\)-- Book VLE}
\begin{tabular}{|c|c|c|c|c|c|}
\hline 통 & Opcode
(hexadeci-
mal \(^{2}\) mal) \({ }^{2}\) &  & Cat \({ }^{1}\) & Mnemonic & Instruction \\
\hline XO & 7C0001D6 & SR & B & mullw[0][.] & Multiply Low Word \\
\hline X & 7C0003B8 & SR & B & nand[.] & NAND \\
\hline X & 7C0000D0 & SR & B & neg[o][.] & Negate \\
\hline X & 1000015C & SR & LIM & nmacchw[0][.] & Negative Multiply Accumulate Cross Halfword to Word Modulo Signed \\
\hline X & 100001DC & SR & LIM & nmacchws[o][.] & Negative Multiply Accumulate Cross Halfword to Word Saturate Signed \\
\hline X & 1000005C & SR & LIM & nmachhw[0][.] & Negative Multiply Accumulate High Halfword to Word Modulo Signed \\
\hline X & 100000DC & SR & LIM & nmachhws[0][.] & Negative Multiply Accumulate High Halfword to Word Saturate Signed \\
\hline X & 1000035C & SR & LIM & nmaclhw[0][.] & Negative Multiply Accumulate Low Halfword to Word Modulo Signed \\
\hline X & 100003DC & SR & LIM & nmaclhws[0][.] & Negative Multiply Accumulate Low Halfword to Word Saturate Signed \\
\hline X & 7C0000F8 & SR & B & nor[.] & NOR \\
\hline X & \(7 \mathrm{C000378}\) & SR & B & or[.] & OR \\
\hline X & \(7 \mathrm{C000338}\) & SR & B & orc[.] & OR with Complement \\
\hline X & 7C0000F4 & & B & popentb & Population Count Bytes \\
\hline RR & 0400---- & & VLE & se_add & Add Short Form \\
\hline OIM5 & 2000---- & & VLE & se_addi & Add Immediate Short Form \\
\hline RR & 4600---- & SR & VLE & se_and[.] & AND Short Form \\
\hline RR & 4500---- & & VLE & se_andc & AND with Complement Short Form \\
\hline IM5 & 2E00- & & VLE & se_andi & AND Immediate Short Form \\
\hline BD8 & E800- & & VLE & se_b[l] & Branch [and Link] \\
\hline BD8 & E000---- & & VLE & se_bc & Branch Conditional Short Form \\
\hline IM5 & 6000- & & VLE & se_bclri & Bit Clear Immediate \\
\hline C & 0006 & & VLE & se_bctr & Branch To Count Register [and Link] \\
\hline IM5 & 6200- & & VLE & se_bgeni & Bit Generate Immediate \\
\hline C & 0004 & & VLE & se_blr & Branch To Link Register [and Link] \\
\hline IM5 & 2C00---- & & VLE & se_bmaski & Bit Mask Generate Immediate \\
\hline IM5 & 6400- & & VLE & se_bseti & Bit Set Immediate \\
\hline IM5 & 6600---- & & VLE & se_btsti & Bit Test Immediate \\
\hline RR & 0C00- & & VLE & se_cmp & Compare Word \\
\hline RR & OE00- & & VLE & se_cmph & Compare Halfword Short Form \\
\hline RR & OFO0- & & VLE & se_cmphl & Compare Halfword Logical Short Form \\
\hline IM5 & 2A00- & & VLE & se_cmpi & Compare Immediate Word Short Form \\
\hline RR & ODO0- & & VLE & se_cmpl & Compare Logical Word \\
\hline OIM5 & 2200---- & & VLE & se_cmpli & Compare Logical Immendiate Word \\
\hline R & 00D0- & & VLE & se_extsb & Extend Sign Byte Short Form \\
\hline R & 00F0- & & VLE & se_extsh & Extend Sign Halfword Short Form \\
\hline R & 00C0---- & & VLE & se_extzb & Extend Zero Byte \\
\hline R & 00E0- & & VLE & se_extzh & Extend Zero Halfword \\
\hline C & 0000- & & VLE & se_illegal & Illegal \\
\hline C & 0001---- & & VLE & se_isync & Instruction Synchronize \\
\hline SD4 & 8000 & & VLE & se_lbz & Load Byte and Zero Short Form \\
\hline SD4 & A000- & & VLE & se_lhz & Load Halfword and Zero Short Form \\
\hline IM7 & 4800---- & & VLE & se_li & Load Immediate Short Form \\
\hline SD4 & C000- & & VLE & se_lwz & Load Word and Zero Short Form \\
\hline RR & 0300---- & & VLE & se_mfar & Move from Alternate Register \\
\hline R & 00A0---- & & VLE & se_mfctr & Move From Count Register \\
\hline R & 0080 & & VLE & se_mflr & Move From Link Register \\
\hline RR & 0100---- & & VLE & se_mr & Move Register \\
\hline RR & 0200---- & & VLE & se_mtar & Move To Alternate Register \\
\hline R & 00B0---- & & VLE & se_mtctr & Move To Count Register \\
\hline R & 0090---- & & VLE & se_mtlr & Move To Link Register \\
\hline RR & 0500---- & & VLE & se_mullw & Multiply Low Word Short Form \\
\hline R & 0030---- & & VLE & se_neg & Negate Short Form \\
\hline R & 0020---- & & VLE & se_not & NOT Short Form \\
\hline RR & 4400---- & & VLE & se_or & OR SHort Form \\
\hline C & 0009---- & P & VLE & se_rfci & Return From Critical Interrupt \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 틍 & \[
\begin{gathered}
\text { Opcode } \\
\text { (hexadeci- }^{\text {mal) }} \text { 2 }
\end{gathered}
\] & \[
\begin{array}{l|}
\hline 0^{-} \\
\frac{0}{0} \\
\mathbf{0} \\
0
\end{array}
\] & & Cat \({ }^{1}\) & Mnemonic & Instruction \\
\hline C & 000A---- & \multirow{15}{*}{\[
\begin{array}{|l|}
\mathrm{SR} \\
\mathrm{SR}
\end{array}
\]} & P & VLE & se_rfdi & Return From Debug Interrupt \\
\hline C & 0008---- & & \multirow[t]{7}{*}{P} & VLE & se_rfi & Return from Interrupt \\
\hline C & 0008- & & & VLE & se_rfmci & Return From Machine Check Interrupt \\
\hline C & 0002---- & & & VLE & se_sc & System Call \\
\hline RR & 4200 & & & VLE & se_slw & Shift Left Word \\
\hline IM5 & 6 CO 0 & & & VLE & se_slwi & Shift Left Word Immediate Short Form \\
\hline RR & 4100---- & & & VLE & se_sraw & Shift Right Algebraic Word \\
\hline IM5 & 6A00---- & & & VLE & se_srawi & Shift Right Algebraic Immediate \\
\hline RR & 4000 & & & VLE & se_srw & Shift Right Word \\
\hline IM5 & 6800---- & & & VLE & se_srwi & Shift Right Word Immediate Short Form \\
\hline SD4 & 9000---- & & & VLE & se_stb & Store Byte Short Form \\
\hline SD4 & B000---- & & & VLE & se_sth & Store Halfword SHort Form \\
\hline SD4 & D000---- & & & VLE & se_stw & Store Word Short Form \\
\hline RR & 0600---- & & & VLE & se_sub & Subtract \\
\hline RR & 0700---- & & & VLE & se_subf & Subtract From Short Form \\
\hline OIM5 & 2400---- & SR & & VLE & se_subi[.] & Subtract Immediate \\
\hline X & 7C000036 & SR & & 64 & sld[.] & Shift Left Doubleword \\
\hline X & \(7 \mathrm{C000030}\) & SR & & B & slw[.] & Shift Left Word \\
\hline X & 7C000634 & SR & & 64 & srad[.] & Shift Right Algebraic Doubleword \\
\hline X & \(7 \mathrm{C000674}\) & SR & & 64 & sradi[.] & Shift Right Algebraic Doubleword Immediate \\
\hline X & \(7 \mathrm{C000630}\) & SR & & B & sraw[.] & Shift Right Algebraic Word \\
\hline X & \(7 \mathrm{C000670}\) & SR & & B & srawi[.] & Shift Right Algebraic Word Immediate \\
\hline X & \(7 \mathrm{C000436}\) & SR & & 64 & srd[.] & Shift Right Doubleword \\
\hline X & 7C000430 & SR & & B & srw[.] & Shift Right Word \\
\hline X & 7C0001BE & & P & E.PD & stbepx & Store Byte by External Process ID Indexed \\
\hline X & \(7 \mathrm{C0001EE}\) & & & B & stbux & Store Byte with Update Indexed \\
\hline X & 7C0001AE & & & B & stbx & Store Bye Indexed \\
\hline X & 7C0001AD & & & 64 & stdcx. & Store Doubleword Conditional Indexed \\
\hline X & 7C00013A & & P & E.PD & stdepx & Store Doubleword by External Process ID Indexed \\
\hline X & 7C00016A & & & 64 & stdux & Store Doubleword with Update Indexed \\
\hline X & 7C00012A & & & 64 & stdx & Store Doubleword Indexed \\
\hline X & 7C0005BE & & P & E.PD & stfdepx & Store Floating-Point Double by External Process ID Indexed \\
\hline X & 7C00072C & & & B & sthbrx & Store Halfword Byte-Reversed Indexed \\
\hline X & \(7 \mathrm{C00033E}\) & & P & E.PD & sthepx & Store Halfword by External Process ID Indexed \\
\hline X & 7C00036E & & & B & sthux & Store Halfword with Update Indexed \\
\hline X & 7C00032E & & & B & sthx & Store Halfword Indexed \\
\hline X & 7C0005AA & & & MA & stswi & Store String Word Immediate \\
\hline X & 7C00052A & & & MA & stswx & Store String Word Indexed \\
\hline VX & 7C00010E & & & V & stvebx & Store Vector Element Byte Indexed \\
\hline VX & 7C00014E & & & V & stvehx & Store Vector Element Halfword Indexed \\
\hline X & 7C00064E & & P & E.PD & stvepx & Store Vector by External Process ID Indexed \\
\hline X & 7C00060E & & P & E.PD & stvepx & Store Vector by External Process ID Indexed LRU \\
\hline VX & 7C00018E & & & V & stvewx & Store Vector Element Word Indexed \\
\hline VX & 7C0001CE & & & V & stvx[1] & Store Vector Indexed [Last] \\
\hline X & 7C00052C & & & B & stwbrx & Store Word Byte-Reversed Indexed \\
\hline X & 7C00012D & & & B & stwcx. & Store Word Conditional Indexed \\
\hline X & \(7 \mathrm{C00013E}\) & & P & E.PD & stwepx & Store Word by External Process ID Indexed \\
\hline X & 7C00016E & & & B & stwux & Store Word with Update Indexed \\
\hline X & 7C00012E & & & B & stwx & Store Word Indexed \\
\hline XO & 7C000050 & SR & & B & subf[0][.] & Subtract From \\
\hline XO & 7C000010 & SR & & B & subfc[o][.] & Subtract From Carrying \\
\hline XO & 7C000110 & SR & & B & subfe[o][.] & Subtract From Extended \\
\hline XO & 7C0001D0 & SR & & B & subfme[0][.] & Subtract From Minus One Extended \\
\hline XO & 7C000190 & SR & & B & subfze[0][.] & Subtract From Zero Extended \\
\hline X & 7C0004AC & & & B & sync & Synchronize \\
\hline X & \(7 \mathrm{C000088}\) & & & 64 & td & Trap Doubleword \\
\hline X & \(7 \mathrm{C000624}\) & & P & E & tlbivax & TLB Invalidate Virtual Address Indexed \\
\hline X & \(7 \mathrm{C000764}\) & & P & E & tlbre & TLB Read Entry \\
\hline X & \(7 \mathrm{C000724}\) & & P & E & tlbsx & TLB Search Indexed \\
\hline X & 7C00046C & & P & E & tlbsync & TLB Synchronize \\
\hline X & 7C0007A4 & & P & E & tlbwe & TLB Write Entry \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline 튼 & Opcode (hexadecimal) \({ }^{2}\) &  & Cat \({ }^{1}\) & Mnemonic & Instruction \\
\hline X & 7C000008 & & B & tw & Trap Word \\
\hline VX & 10000180 & & V & vaddcuw & Vector Add Carryout Unsigned Word \\
\hline VX & 1000000A & & V & vaddfp & Vector Add Floating-Point \\
\hline VX & 10000300 & & V & vaddsbs & Vector Add Signed Byte Saturate \\
\hline VX & 10000340 & & V & vaddshs & Vector Add Signed Halfword Saturate \\
\hline VX & 10000380 & & V & vaddsws & Vector Add Signed Word Saturate \\
\hline VX & 10000000 & & V & vaddubm & Vector Add Unsigned Byte Modulo \\
\hline VX & 10000200 & & V & vaddubs & Vector Add Unsigned Byte Saturate \\
\hline VX & 10000040 & & V & vadduhm & Vector Add Unsigned Halfword Modulo \\
\hline VX & 10000240 & & V & vadduhs & Vector Add Unsigned Halfword Saturate \\
\hline VX & 10000080 & & V & vadduwm & Vector Add Unsigned Word Modulo \\
\hline VX & 10000280 & & V & vadduws & Vector Add Unsigned Word Saturate \\
\hline VX & 10000404 & & V & vand & Vector AND \\
\hline VX & 10000444 & & V & vandc & Vector AND with Complement \\
\hline VX & 10000502 & & V & vavgsb & Vector Average Signed Byte \\
\hline VX & 10000542 & & V & vavgsh & Vector Average Signed Halfword \\
\hline VX & 10000582 & & V & vavgsw & Vector Average Signed Word \\
\hline VX & 10000402 & & V & vavgub & Vector Average Unsigned Byte \\
\hline VX & 10000442 & & V & vavguh & Vector Average Unsigned Halfword \\
\hline VX & 10000482 & & V & vavguw & Vector Average Unsigned Word \\
\hline VX & 100003CA & & V & vcfpsxws & Vector Convert from Single-Precision to Signed Fixed-Point Word Saturate \\
\hline VX & 1000038A & & V & vcfpuxws & Vector Convert from Single-Precision to Unsigned FixedPoint Word Saturate \\
\hline VX & 100003 C 6 & & V & vcmpbfp[.] & Vector Compare Bounds Single-Precision \\
\hline VC & 100000c6 & & V & vcmpeafp[.] & Vector Compare Equal To Single-Precision \\
\hline VC & 10000006 & & V & vcmpequb[.] & Vector Compare Equal To Unsigned Byte \\
\hline VC & 10000046 & & V & vcmpequh[.] & Vector Compare Equal To Unsigned Halfword \\
\hline VC & 10000086 & & V & vcmpequw[.] & Vector Compare Equal To Unsigned Word \\
\hline VC & 100001c6 & & V & vcmpgefp[.] & Vector Compare Greater Than or Equal To Single-Precision \\
\hline VC & 100002C6 & & V & vcmpgtfp[.] & Vector Compare Greater Than Single-Precision \\
\hline VC & 10000306 & & V & vcmpgtsb[.] & Vector Compare Greater Than Signed Byte \\
\hline VC & 10000346 & & V & vcmpgtsh[.] & Vector Compare Greater Than Signed Halfword \\
\hline VC & 10000386 & & V & vcmpgtsw[.] & Vector Compare Greater Than Signed Word \\
\hline VC & 10000206 & & V & vcmpgtub[.] & Vector Compare Greater Than Unsigned Byte \\
\hline VC & 10000246 & & V & vcmpgtuh[.] & Vector Compare Greater Than Unsigned Halfword \\
\hline VC & 10000286 & & V & vcmpgtuw[.] & Vector Compare Greater Than Unsigned Word \\
\hline VX & 1000034A & & V & vcsxwfp & Vector Convert from Signed Fixed-Point Word to SinglePrecision \\
\hline VX & 1000030A & & V & vcuxwfp & Vector Convert from Unsigned Fixed-Point Word to SinglePrecision \\
\hline VX & 1000018A & & V & vexptefp & Vector 2 Raised to the Exponent Estimate Floating-Point \\
\hline VX & 100001 CA & & V & vlogefp & Vector Log Base 2 Estimate Floating-Point \\
\hline VA & 1000002 E & & V & vmaddfp & Vector Multiply-Add Single-Precision \\
\hline VX & 1000040A & & V & vmaxfp & Vector Maximum Single-Precision \\
\hline \(V \mathrm{~V}\) & 10000102 & & V & vmaxsb & Vector Maximum Signed Byte \\
\hline VX & 10000142 & & V & vmaxsh & Vector Maximum Signed Halfword \\
\hline VX & 10000182 & & V & vmaxsw & Vector Maximum Signed Word \\
\hline VX & 10000002 & & V & vmaxub & Vector Maximum Unsigned Byte \\
\hline VX & 10000042 & & V & vmaxuh & Vector Maximum Unsigned Halfword \\
\hline VX & 10000082 & & V & vmaxuw & Vector Maximum Unsigned Word \\
\hline VA & 10000020 & & V & vmhaddshs & Vector Multiply-High-Add Signed Halfword Saturate \\
\hline VA & 10000021 & & V & vmhraddshs & Vector Multiply-High-Round-Add Signed Halfword Saturate \\
\hline VX & 1000044A & & V & vminfp & Vector Minimum Single-Precision \\
\hline VX & 10000302 & & V & vminsb & Vector Minimum Signed Byte \\
\hline \(V \mathrm{~V}\) & 10000342 & & V & vminsh & Vector Minimum Signed Halfword \\
\hline VX & 10000382 & & V & vminsw & Vector Minimum Signed Word \\
\hline VX & 10000202 & & V & vminub & Vector Minimum Unsigned Byte \\
\hline VX & 10000242 & & V & vminuh & Vector Minimum Unsigned Halfword \\
\hline VX & 10000282 & & V & vminuw & Vector Minimum Unsigned Word \\
\hline VA & 10000022 & & V & vmladduhm & Vector Multiply-Low-Add Unsigned Halfword Modulo \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline 튼 & Opcode (hexadecimal) \({ }^{2}\) &  & Cat \({ }^{1}\) & Mnemonic & Instruction \\
\hline VX & 1000000C & & V & vmrghb & Vector Merge High Byte \\
\hline VX & 1000004 C & & V & vmrghh & Vector Merge High Halfword \\
\hline VX & 1000008 C & & V & vmrghw & Vector Merge High Word \\
\hline VX & 1000010C & & V & vmrglb & Vector Merge Low Byte \\
\hline VX & 1000014C & & V & vmrglh & Vector Merge Low Halfword \\
\hline VX & 1000018C & & V & vmrglw & Vector Merge Low Word \\
\hline VA & 10000025 & & V & vmsummbm & Vector Multiply-Sum Mixed Byte Modulo \\
\hline VA & 10000028 & & V & vmsumshm & Vector Multiply-Sum Signed Halfword Modulo \\
\hline VA & 10000029 & & V & vmsumshs & Vector Multiply-Sum Signed Halfword Saturate \\
\hline VA & 10000024 & & V & vmsumubm & Vector Multiply-Sum Unsigned Byte Modulo \\
\hline VA & 10000026 & & V & vmsumuhm & Vector Multiply-Sum Unsigned Halfword Modulo \\
\hline VA & 10000027 & & V & vmsumuhs & Vector Multiply-Sum Unsigned Halfword Saturate \\
\hline VX & 10000308 & & V & vmulesb & Vector Multiply Even Signed Byte \\
\hline VX & 10000348 & & V & vmulesh & Vector Multiply Even Signed Halfword \\
\hline VX & 10000208 & & V & vmuleub & Vector Multiply Even Unsigned Byte \\
\hline VX & 10000248 & & V & vmuleuh & Vector Multiply Even Unsigned Halfword \\
\hline VX & 10000108 & & V & vmulosb & Vector Multiply Odd Signed Byte \\
\hline VX & 10000148 & & V & vmulosh & Vector Multiply Odd Signed Halfword \\
\hline VX & 10000008 & & V & vmuloub & Vector Multiply Odd Unsigned Byte \\
\hline VX & 10000048 & & V & vmulouh & Vector Multiply Odd Unsigned Halfword \\
\hline VA & 1000002F & & V & vnmsubfp & Vector Negative Multiply-Subtract Single-Precision \\
\hline VX & 10000504 & & V & vnor & Vector NOR \\
\hline VX & 10000484 & & V & vor & Vector OR \\
\hline VA & 1000002B & & V & vperm & Vector Permute \\
\hline VX & 1000030E & & V & vpkpx & Vector Pack Pixel \\
\hline VX & 1000018E & & V & vpkshss & Vector Pack Signed Halfword Signed Saturate \\
\hline VX & 1000010E & & V & vpkshus & Vector Pack Signed Halfword Unsigned Saturate \\
\hline VX & 100001CE & & V & vpkswss & Vector Pack Signed Word Signed Saturate \\
\hline VX & 1000014 E & & V & vpkswus & Vector Pack Signed Word Unsigned Saturate \\
\hline VX & 1000000 E & & V & vpkuhum & Vector Pack Unsigned Halfword Unsigned Modulo \\
\hline VX & 1000008E & & V & vpkuhus & Vector Pack Unsigned Halfword Unsigned Saturate \\
\hline VX & 1000004 E & & V & vpkuwum & Vector Pack Unsigned Word Unsigned Modulo \\
\hline VX & 100000 CE & & V & vpkuwus & Vector Pack Unsigned Word Unsigned Saturate \\
\hline VX & 1000010A & & V & vrefp & Vector Reciprocal Estimate Single-Precision \\
\hline VX & 100002CA & & V & vrfim & Vector Round to Single-Precision Integer toward -Infinity \\
\hline VX & 1000020A & & V & vrfin & Vector Round to Single-Precision Integer Nearest \\
\hline VX & 1000028A & & V & vrfip & Vector Round to Single-Precision Integer toward + Infinity \\
\hline VX & 1000024A & & V & vrfiz & Vector Round to Single-Precision Integer toward Zero \\
\hline VX & 10000004 & & V & vrlb & Vector Rotate Left Byte \\
\hline VX & 10000044 & & V & vrlh & Vector Rotate Left Halfword \\
\hline VX & 10000084 & & V & vrlw & Vector Rotate Left Word \\
\hline VX & 1000014A & & V & vrsqrtefp & Vector Reciprocal Square Root Estimate Single-Precision \\
\hline VA & 1000002A & & V & vsel & Vector Select \\
\hline VX & 100001C4 & & V & vsl & Vector Shift Left \\
\hline VX & 10000104 & & V & vslb & Vector Shift Left Byte \\
\hline VA & 1000002C & & V & vsldoi & Vector Shift Left Double by Octet Immediate \\
\hline VX & 10000144 & & V & vslh & Vector Shift Left Halfword \\
\hline VX & 1000040C & & V & vslo & Vector Shift Left by Octet \\
\hline VX & 10000184 & & V & vslw & Vector Shift Left Word \\
\hline VX & 1000020C & & V & vspltb & Vector Splat Byte \\
\hline VX & 1000024 C & & V & vsplth & Vector Splat Halfword \\
\hline VX & 1000030C & & V & vspltisb & Vector Splat Immediate Signed Byte \\
\hline VX & 1000034 C & & V & vspltish & Vector Splat Immediate Signed Halfword \\
\hline VX & 1000038 C & & V & vspltisw & Vector Splat Immediate Signed Word \\
\hline VX & 1000028C & & V & vspltw & Vector Splat Word \\
\hline VX & 100002 C 4 & & V & vsr & Vector Shift Right \\
\hline VX & 10000304 & & V & vsrab & Vector Shift Right Algebraic Word \\
\hline VX & 10000344 & & V & vsrah & Vector Shift Right Algebraic Word \\
\hline VX & 10000384 & & V & vsraw & Vector Shift Right Algebraic Word \\
\hline VX & 10000204 & & V & vsrb & Vector Shift Right Byte \\
\hline VX & 10000244 & & V & vsrh & Vector Shift Right Halfword \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 튼 & \[
\begin{gathered}
\text { Opcode } \\
\text { (hexadeci- }
\end{gathered}
\]
\[
\mathrm{mal})^{2}
\] &  & & Cat \({ }^{1}\) & Mnemonic & Instruction \\
\hline VX & 1000044C & & & V & vsro & Vector Shift Right by Octet \\
\hline VX & 10000284 & & & V & vsrw & Vector Shift Right Word \\
\hline \(V \mathrm{~V}\) & 10000580 & & & V & vsubcuw & Vector Subtract and Write Carry-Out Unsigned Word \\
\hline VX & 1000004 A & & & V & vsubfp & Vector Subtract Single-Precision \\
\hline VX & 10000700 & & & V & vsubsbs & Vector Subtract Signed Byte Saturate \\
\hline \(V \mathrm{~V}\) & 10000740 & & & V & vsubshs & Vector Subtract Signed Halfword Saturate \\
\hline VX & 10000780 & & & V & vsubsws & Vector Subtract Signed Word Saturate \\
\hline VX & 10000400 & & & V & vsububm & Vector Subtract Unsigned Byte Modulo \\
\hline VX & 10000600 & & & V & vsububs & Vector Subtract Unsigned Byte Saturate \\
\hline VX & 10000440 & & & V & vsubuhm & Vector Subtract Unsigned Byte Modulo \\
\hline VX & 10000640 & & & V & vsubuhs & Vector Subtract Unsigned Halfword Saturate \\
\hline VX & 10000480 & & & V & vsubuwm & Vector Subtract Unsigned Word Modulo \\
\hline VX & 10000680 & & & V & vsubuws & Vector Subtract Unsigned Word Saturate \\
\hline VX & 10000688 & & & V & vsum2sws & Vector Sum across Half Signed Word Saturate \\
\hline VX & 10000708 & & & V & vsum4sbs & Vector Sum across Quarter Signed Byte Saturate \\
\hline VX & 10000648 & & & V & vsum4shs & Vector Sum across Quarter Signed Halfword Saturate \\
\hline VX & 10000608 & & & V & vsum4ubs & Vector Sum across Quarter Unsigned Byte Saturate \\
\hline VX & 10000788 & & & V & vsumsws & Vector Sum across Signed Word Saturate \\
\hline VX & 1000034 E & & & V & vupkhpx & Vector Unpack High Pixel \\
\hline VX & 1000020E & & & V & vupkhsb & Vector Unpack High Signed Byte \\
\hline VX & 1000024 E & & & V & vupkhsh & Vector Unpack High Signed Halfword \\
\hline VX & 100003CE & & & V & vupklpx & Vector Unpack Low Pixel \\
\hline VX & 1000028E & & & V & vupklsb & Vector Unpack Low Signed Byte \\
\hline VX & 100002 CE & & & V & vupklsh & Vector Unpack Low Signed Halfword \\
\hline VX & 100004C4 & & & V & vxor & Vector XOR \\
\hline X & 7C00007C & & & WT & wait & Wait \\
\hline X & \(7 \mathrm{C000106}\) & & P & E & wrtee & Write MSR External Enable \\
\hline X & \(7 \mathrm{C000146}\) & & P & E & wrteei & Write MSR External Enable Immediate \\
\hline D & 7C000278 & SR & & B & \(\mathrm{xor}[\).] & XOR \\
\hline
\end{tabular}

1 See the key to the mode dependency and privilege columns on page 839 and the key to the category column in Section 1.3.5 of Book I.
2 For 16-bit instructions, the "Opcode" column represents the 16-bit hexadecimal instruction encoding with the opcode and extended opcode in the corresponding fields in the instruction, and with 0's in bit positions which are not opcode bits; dashes are used following the opcode to indicate the form is a 16-bit instruction. For 32-bit instructions, the "Opcode" column represents the 32-bit hexadecimal instruction encoding with the opcode and extended opcode in the corresponding fields in the instruction, and with 0's in bit positions which are not opcode bits.

\section*{Appendix B. VLE Instruction Set Sorted by Opcode}

This appendix lists all the instructions available in VLE mode in the Power ISA, in order by opcode. Opcodes that are not defined below are treated as illegal by category VLE.
\begin{tabular}{|c|c|c|c|c|c|}
\hline \[
\begin{aligned}
& \text { Eㅡㅡㅇ } \\
& \hline
\end{aligned}
\] & \[
\begin{gathered}
\text { Opcode } \\
\text { (hexadeci- } \\
\text { mal) }^{2}
\end{gathered}
\] &  & Cat \({ }^{1}\) & Mnemonic & Instruction \\
\hline C & 0000---- & & VLE & se_illegal & Illegal \\
\hline C & 0001---- & & VLE & se_isync & Instruction Synchronize \\
\hline C & 0002---- & & VLE & se_sc & System Call \\
\hline C & 0004---- & & VLE & se_blr & Branch To Link Register [and Link] \\
\hline C & 0006---- & & VLE & se_bctr & Branch To Count Register [and Link] \\
\hline C & 0008---- & P & VLE & se_rfi & Return from Interrupt \\
\hline C & 0009---- & P & VLE & se_rfci & Return From Critical Interrupt \\
\hline C & 000A---- & P & VLE & se_rfdi & Return From Debug Interrupt \\
\hline C & 000B---- & P & VLE & se_rfmci & Return From Machine Check Interrupt \\
\hline R & 0020---- & & VLE & se_not & NOT Short Form \\
\hline R & 0030---- & & VLE & se_neg & Negate Short Form \\
\hline R & 0080---- & & VLE & se_mflr & Move From Link Register \\
\hline R & 0090---- & & VLE & se_mtlr & Move To Link Register \\
\hline R & 00A0---- & & VLE & se_mfctr & Move From Count Register \\
\hline R & 00B0---- & & VLE & se_mtctr & Move To Count Register \\
\hline R & 00C0---- & & VLE & se_extzb & Extend Zero Byte \\
\hline R & 00D0---- & & VLE & se_extsb & Extend Sign Byte Short Form \\
\hline R & O0E0---- & & VLE & se_extzh & Extend Zero Halfword \\
\hline R & 00F0---- & & VLE & se_extsh & Extend Sign Halfword Short Form \\
\hline RR & 0100---- & & VLE & se_mr & Move Register \\
\hline RR & 0200---- & & VLE & se_mtar & Move To Alternate Register \\
\hline RR & 0300---- & & VLE & se_mfar & Move from Alternate Register \\
\hline RR & 0400---- & & VLE & se_add & Add Short Form \\
\hline RR & 0500---- & & VLE & se_mullw & Multiply Low Word Short Form \\
\hline RR & 0600---- & & VLE & se_sub & Subtract \\
\hline RR & 0700---- & & VLE & se_subf & Subtract From Short Form \\
\hline RR & 0C00---- & & VLE & se_cmp & Compare Word \\
\hline RR & ODO0---- & & VLE & se_cmpl & Compare Logical Word \\
\hline RR & OEO0---- & & VLE & se_cmph & Compare Halfword Short Form \\
\hline RR & 0F00---- & & VLE & se_cmphl & Compare Halfword Logical Short Form \\
\hline VX & 10000000 & & V & vaddubm & Vector Add Unsigned Byte Modulo \\
\hline \(V X\) & 10000002 & & V & vmaxub & Vector Maximum Unsigned Byte \\
\hline VX & 10000004 & & V & vrlb & Vector Rotate Left Byte \\
\hline VC & 10000006 & & V & vcmpequb[.] & Vector Compare Equal To Unsigned Byte \\
\hline \(V X\) & 10000008 & & V & vmuloub & Vector Multiply Odd Unsigned Byte \\
\hline VX & 1000000A & & V & vaddfp & Vector Add Floating-Point \\
\hline VX & 1000000C & & V & vmrghb & Vector Merge High Byte \\
\hline VX & 1000000 E & & V & vpkuhum & Vector Pack Unsigned Halfword Unsigned Modulo \\
\hline X & 10000010 & SR & LIM & mulhhwu[0][.] & Multiply High Halfword to Word Unsigned \\
\hline X & 10000018 & SR & LIM & machhwu[0][.] & Multiply Accumulate High Halfword to Word Modulo Unsigned \\
\hline VA & 10000020 & & V & vmhaddshs & Vector Multiply-High-Add Signed Halfword Saturate \\
\hline VA & 10000021 & & V & vmhraddshs & Vector Multiply-High-Round-Add Signed Halfword Saturate \\
\hline VA & 10000022 & & V & vmladduhm & Vector Multiply-Low-Add Unsigned Halfword Modulo \\
\hline VA & 10000024 & & V & vmsumubm & Vector Multiply-Sum Unsigned Byte Modulo \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline 튼 & \[
\begin{gathered}
\hline \text { Opcode } \\
\text { (hexadeci- } \\
\text { mal) }^{2}
\end{gathered}
\] &  & Cat \({ }^{1}\) & Mnemonic & Instruction \\
\hline VA & 10000025 & & V & vmsummbm & Vector Multiply-Sum Mixed Byte Modulo \\
\hline VA & 10000026 & & V & vmsumuhm & Vector Multiply-Sum Unsigned Halfword Modulo \\
\hline VA & 10000027 & & V & vmsumuhs & Vector Multiply-Sum Unsigned Halfword Saturate \\
\hline VA & 10000028 & & V & vmsumshm & Vector Multiply-Sum Signed Halfword Modulo \\
\hline VA & 10000029 & & V & vmsumshs & Vector Multiply-Sum Signed Halfword Saturate \\
\hline VA & 1000002A & & V & vsel & Vector Select \\
\hline VA & 1000002B & & V & vperm & Vector Permute \\
\hline VA & 1000002C & & V & vsldoi & Vector Shift Left Double by Octet Immediate \\
\hline VA & 1000002E & & V & vmaddfp & Vector Multiply-Add Single-Precision \\
\hline VA & 1000002F & & V & vnmsubfp & Vector Negative Multiply-Subtract Single-Precision \\
\hline VX & 10000040 & & V & vadduhm & Vector Add Unsigned Halfword Modulo \\
\hline VX & 10000042 & & V & vmaxuh & Vector Maximum Unsigned Halfword \\
\hline VX & 10000044 & & V & vrlh & Vector Rotate Left Halfword \\
\hline VC & 10000046 & & V & vcmpequh[.] & Vector Compare Equal To Unsigned Halfword \\
\hline VX & 10000048 & & V & vmulouh & Vector Multiply Odd Unsigned Halfword \\
\hline VX & 1000004A & & V & vsubfp & Vector Subtract Single-Precision \\
\hline VX & 1000004C & & V & vmrghh & Vector Merge High Halfword \\
\hline VX & 1000004 E & & V & vpkuwum & Vector Pack Unsigned Word Unsigned Modulo \\
\hline X & 10000050 & SR & LIM & mulhhw[o][.] & Multiply High Halfword to Word Signed \\
\hline X & 10000058 & SR & LIM & machhw[0][.] & Multiply Accumulate High Halfword to Word Modulo Signed \\
\hline X & 1000005C & SR & LIM & nmachhw[0][.] & Negative Multiply Accumulate High Halfword to Word Modulo Signed \\
\hline VX & 10000080 & & V & vadduwm & Vector Add Unsigned Word Modulo \\
\hline \(V X\) & 10000082 & & V & vmaxuw & Vector Maximum Unsigned Word \\
\hline VX & 10000084 & & V & vrlw & Vector Rotate Left Word \\
\hline VC & 10000086 & & V & vcmpequw[.] & Vector Compare Equal To Unsigned Word \\
\hline VX & 1000008 C & & V & vmrghw & Vector Merge High Word \\
\hline VX & 1000008E & & V & vpkuhus & Vector Pack Unsigned Halfword Unsigned Saturate \\
\hline X & 10000098 & SR & LIM & machhwsu[0][.] & Multiply Accumulate High Halfword to Word Saturate Unsigned \\
\hline VC & 100000c6 & & V & vcmpeqfp[.] & Vector Compare Equal To Single-Precision \\
\hline VX & 100000CE & & V & vpkuwus & Vector Pack Unsigned Word Unsigned Saturate \\
\hline X & 100000D8 & SR & LIM & machhws[0][.] & Multiply Accumulate High Halfword to Word Saturate Signed \\
\hline X & 100000DC & SR & LIM & nmachhws[0][.] & Negative Multiply Accumulate High Halfword to Word Saturate Signed \\
\hline VX & 10000102 & & V & vmaxsb & Vector Maximum Signed Byte \\
\hline VX & 10000104 & & V & vslb & Vector Shift Left Byte \\
\hline VX & 10000108 & & V & vmulosb & Vector Multiply Odd Signed Byte \\
\hline VX & 1000010A & & V & vrefp & Vector Reciprocal Estimate Single-Precision \\
\hline VX & 1000010C & & V & vmrglb & Vector Merge Low Byte \\
\hline VX & 1000010E & & V & vpkshus & Vector Pack Signed Halfword Unsigned Saturate \\
\hline X & 10000110 & SR & LIM & mulchwu[0][.] & Multiply Cross Halfword to Word Unsigned \\
\hline X & 10000118 & SR & LIM & macchwu[0][.] & Multiply Accumulate Cross Halfword to Word Modulo Unsigned \\
\hline VX & 10000142 & & V & vmaxsh & Vector Maximum Signed Halfword \\
\hline VX & 10000144 & & V & vslh & Vector Shift Left Halfword \\
\hline VX & 10000148 & & V & vmulosh & Vector Multiply Odd Signed Halfword \\
\hline VX & 1000014A & & V & vrsqriefp & Vector Reciprocal Square Root Estimate Single-Precision \\
\hline VX & 1000014C & & V & vmrglh & Vector Merge Low Halfword \\
\hline VX & 1000014 E & & V & vpkswus & Vector Pack Signed Word Unsigned Saturate \\
\hline X & 10000150 & SR & LIM & mulchw[0][.] & Multiply Cross Halfword to Word Signed \\
\hline X & 10000158 & SR & LIM & macchw[0][.] & Multiply Accumulate Cross Halfword to Word Modulo Signed \\
\hline X & 1000015C & SR & LIM & nmacchw[0][.] & Negative Multiply Accumulate Cross Halfword to Word Modulo Signed \\
\hline VX & 10000180 & & V & vaddcuw & Vector Add Carryout Unsigned Word \\
\hline VX & 10000182 & & V & vmaxsw & Vector Maximum Signed Word \\
\hline VX & 10000184 & & V & vslw & Vector Shift Left Word \\
\hline VX & 1000018A & & V & vexptefp & Vector 2 Raised to the Exponent Estimate Floating-Point \\
\hline VX & 1000018C & & V & vmrglw & Vector Merge Low Word \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline 튼 & \[
\begin{gathered}
\text { Opcode } \\
\text { (hexadeci- }
\end{gathered}
\]
\[
\mathrm{mal})^{2}
\] &  & Cat \({ }^{1}\) & Mnemonic & Instruction \\
\hline VX & 1000018E & & V & vpkshss & Vector Pack Signed Halfword Signed Saturate \\
\hline X & 10000198 & SR & LIM & macchwsu[0][.] & Multiply Accumulate Cross Halfword to Word Saturate Unsigned \\
\hline VX & 100001C4 & & V & vsl & Vector Shift Left \\
\hline VC & 100001c6 & & V & vcmpgefp[.] & Vector Compare Greater Than or Equal To Single-Precision \\
\hline VX & 100001CA & & V & vlogefp & Vector Log Base 2 Estimate Floating-Point \\
\hline VX & 100001CE & & V & vpkswss & Vector Pack Signed Word Signed Saturate \\
\hline X & 100001D8 & SR & LIM & macchws[0][.] & Multiply Accumulate Cross Halfword to Word Saturate Signed \\
\hline X & 100001DC & SR & LIM & nmacchws[0][.] & Negative Multiply Accumulate Cross Halfword to Word Saturate Signed \\
\hline EVX & 10000200 & & SP & evaddw & Vector Add Word \\
\hline VX & 10000200 & & V & vaddubs & Vector Add Unsigned Byte Saturate \\
\hline EVX & 10000202 & & SP & evaddiw & Vector Add Immediate Word \\
\hline VX & 10000202 & & V & vminub & Vector Minimum Unsigned Byte \\
\hline EVX & 10000204 & & SP & evsubfw & Vector Subtract from Word \\
\hline VX & 10000204 & & V & vsrb & Vector Shift Right Byte \\
\hline EVX & 10000206 & & SP & evsubifw & Vector Subtract Immediate from Word \\
\hline VC & 10000206 & & V & vcmpgtub[.] & Vector Compare Greater Than Unsigned Byte \\
\hline EVX & 10000208 & & SP & evabs & Vector Absolute Value \\
\hline VX & 10000208 & & V & vmuleub & Vector Multiply Even Unsigned Byte \\
\hline EVX & 10000209 & & SP & evneg & Vector Negate \\
\hline EVX & 1000020A & & SP & evextsb & Vector Extend Sign Byte \\
\hline VX & 1000020A & & V & vrfin & Vector Round to Single-Precision Integer Nearest \\
\hline EVX & 1000020B & & SP & evextsh & Vector Extend Sign Halfword \\
\hline EVX & 1000020C & & SP & evrndw & Vector Round Word \\
\hline VX & 1000020C & & V & vspltb & Vector Splat Byte \\
\hline EVX & 1000020D & & SP & evcntlzw & Vector Count Leading Zeros Bits Word \\
\hline EVX & 1000020E & & SP & evcntlsw & Vector Count Leading Sign Bits Word \\
\hline VX & 1000020E & & V & vupkhsb & Vector Unpack High Signed Byte \\
\hline EVX & 1000020F & & SP & brinc & Bit Reverse Increment \\
\hline EVX & 10000211 & & SP & evand & Vector AND \\
\hline EVX & 10000212 & & SP & evandc & Vector AND with Complement \\
\hline EVX & 10000216 & & SP & evxor & Vector XOR \\
\hline EVX & 10000217 & & SP & evor & Vector OR \\
\hline EVX & 10000218 & & SP & evnor & Vector NOR \\
\hline EVX & 10000219 & & SP & eveqv & Vector Equivalent \\
\hline EVX & 1000021B & & SP & evorc & Vector OR with Complement \\
\hline EVX & 1000021E & & SP & evnand & Vector NAND \\
\hline EVX & 10000220 & & SP & evsrwu & Vector Shift Right Word Unsigned \\
\hline EVX & 10000221 & & SP & evsrws & Vector Shift Right Word Signed \\
\hline EVX & 10000222 & & SP & evsrwiu & Vector Shift Right Word Immediate Unsigned \\
\hline EVX & 10000223 & & SP & evsrwis & Vector Shift Right Word Immediate Signed \\
\hline EVX & 10000224 & & SP & evslw & Vector Shift Left Word \\
\hline EVX & 10000226 & & SP & evslwi & Vector Shift Left Word Immediate \\
\hline EVX & 10000228 & & SP & evrlw & Vector Rotate Left Word \\
\hline EVX & 10000229 & & SP & evsplati & Vector Splat Immediate \\
\hline EVX & 1000022A & & SP & evrlwi & Vector Rotate Left Word Immediate \\
\hline EVX & 1000022B & & SP & evsplatfi & Vector Splat Fractional Immediate \\
\hline EVX & 1000022C & & SP & evmergehi & Vector Merge High \\
\hline EVX & 1000022D & & SP & evmergelo & Vector Merge Low \\
\hline EVX & 1000022E & & SP & evmergehilo & Vector Merge High/Low \\
\hline EVX & 1000022F & & SP & evmergelohi & Vector Merge Low/High \\
\hline EVX & 10000230 & & SP & evcmpgtu & Vector Compare Greater Than Unsigned \\
\hline EVX & 10000231 & & SP & evcmpgts & Vector Compare Greater Than Signed \\
\hline EVX & 10000232 & & SP & evcmpltu & Vector Compare Less Than Unsigned \\
\hline EVX & 10000233 & & SP & evcmplts & Vector Compare Less Than Signed \\
\hline EVX & 10000234 & & SP & evcmpeq & Vector Compare Equal \\
\hline VX & 10000240 & & V & vadduhs & Vector Add Unsigned Halfword Saturate \\
\hline VX & 10000242 & & V & vminuh & Vector Minimum Unsigned Halfword \\
\hline VX & 10000244 & & V & vsrh & Vector Shift Right Halfword \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline E & Opcode (hexadecimal) \({ }^{2}\) &  & Cat \({ }^{1}\) & Mnemonic & Instruction \\
\hline VC & 10000246 & & V & vcmpgtuh[.] & Vector Compare Greater Than Unsigned Halfword \\
\hline VX & 10000248 & & V & vmuleuh & Vector Multiply Even Unsigned Halfword \\
\hline VX & 1000024A & & V & vrfiz & Vector Round to Single-Precision Integer toward Zero \\
\hline VX & 1000024C & & V & vsplth & Vector Splat Halfword \\
\hline VX & 1000024 E & & V & vupkhsh & Vector Unpack High Signed Halfword \\
\hline \[
\begin{gathered}
\mathrm{EVSE} \\
\mathrm{~L}
\end{gathered}
\] & 10000278 & & SP & evsel & Vector Select \\
\hline EVX & 10000280 & & SP.FV & evfsadd & Vector Floating-Point Single-Precision Add \\
\hline VX & 10000280 & & V & vadduws & Vector Add Unsigned Word Saturate \\
\hline EVX & 10000281 & & SP.FV & evfssub & Vector Floating-Point Single-Precision Subtract \\
\hline VX & 10000282 & & V & vminuw & Vector Minimum Unsigned Word \\
\hline EVX & 10000284 & & SP.FV & evfsabs & Vector Floating-Point Single-Precision Absolute Value \\
\hline VX & 10000284 & & V & vsrw & Vector Shift Right Word \\
\hline EVX & 10000285 & & SP.FV & evfsnabs & Vector Floating-Point Single-Precision Negative Absolute Value \\
\hline EVX & 10000286 & & SP.FV & evfsneg & Vector Floating-Point Single-Precision Negate \\
\hline VC & 10000286 & & V & vcmpgtuw[.] & Vector Compare Greater Than Unsigned Word \\
\hline EVX & 10000288 & & SP.FV & evfsmul & Vector Floating-Point Single-Precision Multiply \\
\hline EVX & 10000289 & & SP.FV & evfsdiv & Vector Floating-Point Single-Precision Divide \\
\hline VX & 1000028A & & V & vrfip & Vector Round to Single-Precision Integer toward +Infinity \\
\hline EVX & 1000028C & & SP.FV & evfscmpgt & Vector Floating-Point Single-Precision Compare Greater Than \\
\hline VX & 1000028C & & V & vspltw & Vector Splat Word \\
\hline EVX & 1000028D & & SP.FV & evfscmplt & Vector Floating-Point Single-Precision Compare Less Than \\
\hline EVX & 1000028E & & SP.FV & evfscmpeq & Vector Floating-Point Single-Precision Compare Equal \\
\hline VX & 1000028E & & V & vupklsb & Vector Unpack Low Signed Byte \\
\hline EVX & 10000290 & & SP.FV & evfscfui & Vector Convert Floating-Point Single-Precision from Unsigned Integer \\
\hline EVX & 10000291 & & SP.FV & evfscfsi & Vector Convert Floating-Point Single-Precision from Signed Integer \\
\hline EVX & 10000292 & & SP.FV & evfscfuf & Vector Convert Floating-Point Single-Precision from Unsigned Fraction \\
\hline EVX & 10000293 & & SP.FV & evfscfsf & Vector Convert Floating-Point Single-Precision from Signed Fraction \\
\hline EVX & 10000294 & & SP.FV & evfsctui & Vector Convert Floating-Point Single-Precision to Unsigned Integer \\
\hline EVX & 10000295 & & SP.FV & evfsctsi & Vector Convert Floating-Point Single-Precision to Signed Integer \\
\hline EVX & 10000296 & & SP.FV & evfsctuf & Vector Convert Floating-Point Single-Precision to Unsigned Fraction \\
\hline EVX & 10000297 & & SP.FV & evfsctsf & Vector Convert Floating-Point Single-Precision to Signed Fraction \\
\hline EVX & 10000298 & & SP.FV & evfsctuiz & Vector Convert Floating-Point Single-Precision to Unsigned Integer with Round Towards Zero \\
\hline EVX & 1000029A & & SP.FV & evfsctsiz & Vector Convert Floating-Point Single-Precision to Signed Integer with Round Towards Zero \\
\hline EVX & 1000029C & & SP.FV & evfststgt & Vector Floating-Point Single-Precision Test Greater Than \\
\hline EVX & 1000029D & & SP.FV & evfststlt & Vector Floating-Point Single-Precision Test Less Than \\
\hline EVX & 1000029 E & & SP.FV & evfststeq & Vector Floating-Point Single-Precision Test Equal \\
\hline VX & 100002C4 & & V & vsr & Vector Shift Right \\
\hline VC & 100002C6 & & V & vcmpgtfp[.] & Vector Compare Greater Than Single-Precision \\
\hline VX & 100002 CA & & V & vrfim & Vector Round to Single-Precision Integer toward -Infinity \\
\hline VX & 100002CE & & V & vupklsh & Vector Unpack Low Signed Halfword \\
\hline EVX & 100002CF & & SP.FD & efscfd & Floating-Point Single-Precision Convert from Double-Precision \\
\hline EVX & 100002E0 & & SP.FD & efdadd & Floating-Point Double-Precision Add \\
\hline EVX & 100002E0 & & SP.FS & efsadd & Floating-Point Single-Precision Add \\
\hline EVX & 100002E1 & & SP.FD & efdsub & Floating-Point Double-Precision Subtract \\
\hline EVX & 100002E1 & & SP.FS & efssub & Floating-Point Single-Precision Subtract \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline 튼 & \[
\begin{gathered}
\text { Opcode } \\
\text { (hexadeci- }^{\text {mal) }} \text { 2 }
\end{gathered}
\] &  & Cat \({ }^{1}\) & Mnemonic & Instruction \\
\hline EVX & 100002E2 & & SP.FD & efdcfuid & Convert Floating-Point Double-Precision from Unsigned Integer Doubleword \\
\hline EVX & 100002E2 & & SP.FS & efscfuid & Convert Floating-Point Single-Precision from Unsigned Integer Doubleword \\
\hline EVX & 100002E3 & & SP.FD & efdcfsid & Convert Floating-Point Double-Precision from Signed Integer Doubleword \\
\hline EVX & 100002E3 & & SP.FS & efscfsid & Convert Floating-Point Single-Precision from Signed Integer Doubleword \\
\hline EVX & 100002E4 & & SP.FD & efdabs & Floating-Point Double-Precision Absolute Value \\
\hline EVX & 100002E4 & & SP.FS & efsabs & Floating-Point Single-Precision Absolute Value \\
\hline EVX & 100002E5 & & SP.FD & efdnabs & Floating-Point Double-Precision Negative Absolute Value \\
\hline EVX & 100002E5 & & SP.FS & efsnabs & Floating-Point Single-Precision Negative Absolute Value \\
\hline EVX & 100002E6 & & SP.FD & efdneg & Floating-Point Double-Precision Negate \\
\hline EVX & 100002E6 & & SP.FS & efsneg & Floating-Point Single-Precision Negate \\
\hline EVX & 100002E8 & & SP.FD & efdmul & Floating-Point Double-Precision Multiply \\
\hline EVX & 100002E8 & & SP.FS & efsmul & Floating-Point Single-Precision Multiply \\
\hline EVX & 100002E9 & & SP.FD & efddiv & Floating-Point Double-Precision Divide \\
\hline EVX & 100002E9 & & SP.FS & efsdiv & Floating-Point Single-Precision Divide \\
\hline EVX & 100002EA & & SP.FD & efdctuidz & Convert Floating-Point Double-Precision to Unsigned Integer Doubleword with Round Towards Zero \\
\hline EVX & 100002EA & & SP.FS & efsctuidz & Convert Floating-Point Single-Precision to Unsigned Integer Doubleword with Round Towards Zero \\
\hline EVX & 100002 EB & & SP.FD & efdctsidz & Convert Floating-Point Double-Precision to Signed Integer Doubleword with Round Towards Zero \\
\hline EVX & 100002 EB & & SP.FS & efsctsidz & Convert Floating-Point Single-Precision to Signed Integer Doubleword with Round Towards Zero \\
\hline EVX & 100002EC & & SP.FD & efdcmpgt & Floating-Point Double-Precision Compare Greater Than \\
\hline EVX & 100002EC & & SP.FS & efscmpgt & Floating-Point Single-Precision Compare Greater Than \\
\hline EVX & 100002ED & & SP.FD & efdcmplt & Floating-Point Double-Precision Compare Less Than \\
\hline EVX & 100002ED & & SP.FS & efscmplt & Floating-Point Single-Precision Compare Less Than \\
\hline EVX & 100002EE & & SP.FD & efdcmpeq & Floating-Point Double-Precision Compare Equal \\
\hline EVX & 100002EE & & SP.FS & efscmpeq & Floating-Point Single-Precision Compare Equal \\
\hline EVX & 100002EF & & SP.FD & efdcfs & Floating-Point Double-Precision Convert from Single-Precision \\
\hline EVX & 100002F0 & & SP.FD & efdcfui & Convert Floating-Point Double-Precision from Unsigned Integer \\
\hline EVX & 100002F0 & & SP.FS & efscfui & Convert Floating-Point Single-Precision from Unsigned Integer \\
\hline EVX & 100002F1 & & SP.FD & efdcfsi & Convert Floating-Point Double-Precision from Signed Integer \\
\hline EVX & 100002F1 & & SP.FS & efscfsi & Convert Floating-Point Single-Precision from Signed Integer \\
\hline EVX & 100002F2 & & SP.FD & efdcfuf & Convert Floating-Point Double-Precision from Unsigned Fraction \\
\hline EVX & 100002F2 & & SP.FS & efscfuf & Convert Floating-Point Single-Precision from Unsigned Fraction \\
\hline EVX & 100002F3 & & SP.FD & efdcfsf & Convert Floating-Point Double-Precision from Signed Fraction \\
\hline EVX & 100002F3 & & SP.FS & efscfsf & Convert Floating-Point Single-Precision from Signed Fraction \\
\hline EVX & 100002F4 & & SP.FD & efdctui & Convert Floating-Point Double-Precision to Unsigned Integer \\
\hline EVX & 100002F4 & & SP.FS & efsctui & Convert Floating-Point Single-Precision to Unsigned Integer \\
\hline EVX & 100002F5 & & SP.FD & efdctsi & Convert Floating-Point Double-Precision to Signed Integer \\
\hline EVX & 100002F5 & & SP.FS & efsctsi & Convert Floating-Point Single-Precision to Signed Integer \\
\hline EVX & 100002F6 & & SP.FD & efdctuf & Convert Floating-Point Double-Precision to Unsigned Fraction \\
\hline EVX & 100002F6 & & SP.FS & efsctuf & Convert Floating-Point Single-Precision to Unsigned Fraction \\
\hline EVX & \(100002 \mathrm{F7}\)
\(100002 \mathrm{F7}\) & & SP.FD
SP.FS & efdctsf efsctsf & Convert Floating-Point Double-Precision to Signed Fraction Convert Floating-Point Single-Precision to Signed Fraction \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline 틍 & \[
\begin{gathered}
\text { Opcode } \\
\text { (hexadeci- }^{\text {mal) }} \text { 2 }
\end{gathered}
\] &  & Cat \({ }^{1}\) & Mnemonic & Instruction \\
\hline EVX & 100002F8 & & SP.FD & efdctuiz & Convert Floating-Point Double-Precision to Unsigned Integer with Round Towards Zero \\
\hline EVX & 100002F8 & & SP.FS & efsctuiz & Convert Floating-Point Single-Precision to Unsigned Integer with Round Towards Zero \\
\hline EVX & 100002FA & & SP.FD & efdctsiz & Convert Floating-Point Double-Precision to Signed Integer with Round Towards Zero \\
\hline EVX & 100002FA & & SP.FS & efsctsiz & Convert Floating-Point Single-Precision to Signed Integer with Round Towards Zero \\
\hline EVX & 100002FC & & SP.FD & efdtstgt & Floating-Point Double-Precision Test Greater Than \\
\hline EVX & 100002FC & & SP.FS & efststgt & Floating-Point Single-Precision Test Greater Than \\
\hline EVX & 100002FD & & SP.FD & efdtstlt & Floating-Point Double-Precision Test Less Than \\
\hline EVX & 100002FD & & SP.FS & efststlt & Floating-Point Single-Precision Test Less Than \\
\hline EVX & 100002FE & & SP.FD & efdtsteq & Floating-Point Double-Precision Test Equal \\
\hline EVX & 100002FE & & SP.FS & efststeq & Floating-Point Single-Precision Test Equal \\
\hline EVX & 10000300 & & SP & evlddx & Vector Load Doubleword into Doubleword Indexed \\
\hline VX & 10000300 & & V & vaddsbs & Vector Add Signed Byte Saturate \\
\hline EVX & 10000301 & & SP & evldd & Vector Load Doubleword into Doubleword \\
\hline EVX & 10000302 & & SP & evldwx & Vector Load Doubleword into 2 Words Indexed \\
\hline VX & 10000302 & & V & vminsb & Vector Minimum Signed Byte \\
\hline EVX & 10000303 & & SP & evldw & Vector Load Doubleword into 2 Words \\
\hline EVX & 10000304 & & SP & evidhx & Vector Load Doubleword into 4 Halfwords Indexed \\
\hline VX & 10000304 & & V & vsrab & Vector Shift Right Algebraic Word \\
\hline EVX & 10000305 & & SP & evldh & Vector Load Doubleword into 4 Halfwords \\
\hline VC & 10000306 & & V & vcmpgtsb[.] & Vector Compare Greater Than Signed Byte \\
\hline EVX & 10000308 & & SP & evlhhesplatx & Vector Load Halfword into Halfwords Even and Splat Indexed \\
\hline VX & 10000308 & & V & vmulesb & Vector Multiply Even Signed Byte \\
\hline EVX & 10000309 & & SP & evlhhesplat & Vector Load Halfword into Halfwords Even and Splat \\
\hline VX & 1000030A & & V & vcuxwfp & Vector Convert from Unsigned Fixed-Point Word to SinglePrecision \\
\hline EVX & 1000030C & & SP & evlhhousplatx & Vector Load Halfword into Halfwords Odd Unsigned and Splat Indexed \\
\hline VX & 1000030C & & V & vspltisb & Vector Splat Immediate Signed Byte \\
\hline EVX & 1000030D & & SP & evlhhousplat & Vector Load Halfword into Halfwords Odd Unsigned and Splat \\
\hline EVX & 1000030E & & SP & evlhhossplatx & Vector Load Halfword into Halfwords Odd Signed and Splat Indexed \\
\hline VX & 1000030E & & V & vpkpx & Vector Pack Pixel \\
\hline EVX & 1000030F & & SP & evlhhossplat & Vector Load Halfword into Halfwords Odd and Splat \\
\hline EVX & 10000310 & & SP & evlwhex & Vector Load Word into Two Halfwords Even Indexed \\
\hline EVX & 10000311 & & SP & evlwhe & Vector Load Word into Two Halfwords Even \\
\hline EVX & 10000314 & & SP & evlwhoux & Vector Load Word into Two Halfwords Odd Unsigned Indexed (zero-extended) \\
\hline EVX & 10000315 & & SP & evlwhou & Vector Load Word into Two Halfwords Odd Unsigned (zeroextended) \\
\hline EVX & 10000316 & & SP & evlwhosx & Vector Load Word into Two Halfwords Odd Signed Indexed (with sign extension) \\
\hline EVX & 10000317 & & SP & evlwhos & Vector Load Word into Two Halfwords Odd Signed (with sign extension) \\
\hline EVX & 10000318 & & SP & evlwwsplatx & Vector Load Word into Word and Splat Indexed \\
\hline X & 10000318 & SR & LIM & maclhwu[0][.] & Multiply Accumulate Low Halfword to Word Modulo Unsigned \\
\hline EVX & 10000319 & & SP & evlwwsplat & Vector Load Word into Word and Splat \\
\hline EVX & 1000031C & & SP & evlwhsplatx & Vector Load Word into Two Halfwords and Splat Indexed \\
\hline EVX & 1000031D & & SP & evlwhsplat & Vector Load Word into Two Halfwords and Splat \\
\hline EVX & 10000320 & & SP & evstddx & Vector Store Doubleword of Doubleword Indexed \\
\hline EVX & 10000321 & & SP & evstdd & Vector Store Doubleword of Doubleword \\
\hline EVX & 10000322 & & SP & evstdwx & Vector Store Doubleword of Two Words Indexed \\
\hline EVX & 10000323 & & SP & evstdw & Vector Store Doubleword of Two Words \\
\hline EVX & 10000324 & & SP & evstdhx & Vector Store Doubleword of Four Halfwords Indexed \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline 튼 & \[
\begin{array}{|c|}
\hline \text { Opcode } \\
\text { (hexadeci- }^{\text {mal }}{ }^{2}
\end{array}
\] &  & Cat \({ }^{1}\) & Mnemonic & Instruction \\
\hline EVX & 10000325 & & SP & evstdh & Vector Store Doubleword of Four Halfwords \\
\hline EVX & 10000330 & & SP & evstwhex & Vector Store Word of Two Halfwords from Even Indexed \\
\hline EVX & 10000331 & & SP & evstwhe & Vector Store Word of Two Halfwords from Even \\
\hline EVX & 10000334 & & SP & evstwhox & Vector Store Word of Two Halfwords from Odd Indexed \\
\hline EVX & 10000335 & & SP & evstwho & Vector Store Word of Two Halfwords from Odd \\
\hline EVX & 10000338 & & SP & evstwwex & Vector Store Word of Word from Even Indexed \\
\hline EVX & 10000339 & & SP & evstwwe & Vector Store Word of Word from Even \\
\hline EVX & 1000033C & & SP & evstwwox & Vector Store Word of Word from Odd Indexed \\
\hline EVX & 1000033D & & SP & evstwwo & Vector Store Word of Word from Odd \\
\hline VX & 10000340 & & V & vaddshs & Vector Add Signed Halfword Saturate \\
\hline VX & 10000342 & & V & vminsh & Vector Minimum Signed Halfword \\
\hline VX & 10000344 & & V & vsrah & Vector Shift Right Algebraic Word \\
\hline VC & 10000346 & & V & vcmpgtsh[.] & Vector Compare Greater Than Signed Halfword \\
\hline VX & 10000348 & & V & vmulesh & Vector Multiply Even Signed Halfword \\
\hline VX & 1000034A & & V & vcsxwfp & Vector Convert from Signed Fixed-Point Word to SinglePrecision \\
\hline VX & 1000034 C & & V & vspltish & Vector Splat Immediate Signed Halfword \\
\hline VX & 1000034 E & & V & vupkhpx & Vector Unpack High Pixel \\
\hline X & 10000358 & SR & LIM & maclhw[o][.] & Multiply Accumulate Low Halfword to Word Modulo Signed \\
\hline X & 1000035C & SR & LIM & nmaclhw[0][.] & Negative Multiply Accumulate Low Halfword to Word Modulo Signed \\
\hline VX & 10000380 & & V & vaddsws & Vector Add Signed Word Saturate \\
\hline VX & 10000382 & & V & vminsw & Vector Minimum Signed Word \\
\hline VX & 10000384 & & V & vsraw & Vector Shift Right Algebraic Word \\
\hline VC & 10000386 & & V & vcmpgtsw[.] & Vector Compare Greater Than Signed Word \\
\hline VX & 1000038A & & V & vcfpuxws & Vector Convert from Single-Precision to Unsigned FixedPoint Word Saturate \\
\hline VX & 1000038C & & V & & Vector Splat Immediate Signed Word \\
\hline X & 10000398 & SR & LIM & maclhwsu[0][.] & Multiply Accumulate Low Halfword to Word Saturate Unsigned \\
\hline VC & 100003C6 & & V & vcmpbfp[.] & Vector Compare Bounds Single-Precision \\
\hline VX & 100003CA & & V & vcfpsxws & Vector Convert from Single-Precision to Signed Fixed-Point Word Saturate \\
\hline VX & 100003CE & & V & vupklpx & Vector Unpack Low Pixel \\
\hline X & 100003D8 & SR & LIM & maclhws[0][.] & Multiply Accumulate Low Halfword to Word Saturate Signed \\
\hline X & 100003DC & SR & LIM & nmaclhws[0][.] & Negative Multiply Accumulate Low Halfword to Word Saturate Signed \\
\hline VX & 10000400 & & V & vsububm & Vector Subtract Unsigned Byte Modulo \\
\hline VX & 10000402 & & V & vavgub & Vector Average Unsigned Byte \\
\hline EVX & 10000403 & & SP & evmhessf & Vector Multiply Halfwords, Even, Signed, Saturate, Fractional \\
\hline VX & 10000404 & & V & vand & Vector AND \\
\hline EVX & 10000407 & & SP & evmhossf & Vector Multiply Halfwords, Odd, Signed, Fractional \\
\hline EVX & 10000408 & & SP & evmheumi & Vector Multiply Halfwords, Even, Unsigned, Modulo, Integer \\
\hline EVX & 10000409 & & SP & evmhesmi & Vector Multiply Halfwords, Even, Signed, Modulo, Integer \\
\hline VX & 1000040A & & V & vmaxfp & Vector Maximum Single-Precision \\
\hline EVX & 1000040B & & SP & evmhesmf & Vector Multiply Halfwords, Even, Signed, Modulo, Fractional \\
\hline EVX & 1000040C & & SP & evmhoumi & Vector Multiply Halfwords, Odd, Unsigned, Modulo, Integer \\
\hline VX & 1000040C & & V & vslo & Vector Shift Left by Octet \\
\hline EVX & 1000040D & & SP & evmhosmi & Vector Multiply Halfwords, Odd, Signed, Modulo, Integer \\
\hline EVX & 1000040F & & SP & evmhosmf & Vector Multiply Halfwords, Odd, Signed, Modulo, Fractional \\
\hline EVX & 10000423 & & SP & evmhessfa & Vector Multiply Halfwords, Even, Signed, Saturate, Fractional to Accumulator \\
\hline EVX & 10000427 & & SP & evmhossfa & Vector Multiply Halfwords, Odd, Signed, Fractional to Accumulator \\
\hline EVX & 10000428 & & SP & evmheumia & Vector Multiply Halfwords, Even, Unsigned, Modulo, Integer to Accumulator \\
\hline EVX & 10000429 & & SP & evmhesmia & Vector Multiply Halfwords, Even, Signed, Modulo, Integer to Accumulator \\
\hline EVX & 1000042B & & SP & evmhesmfa & Vector Multiply Halfwords, Even, Signed, Modulo, Fractional to Accumulate \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline 튼 & \[
\begin{gathered}
\text { Opcode } \\
\text { (hexadeci- }
\end{gathered}
\]
\[
\mathrm{mal})^{2}
\] &  & Cat \({ }^{1}\) & Mnemonic & Instruction \\
\hline EVX & 1000042C & & SP & evmhoumia & Vector Multiply Halfwords, Odd, Unsigned, Modulo, Integer to Accumulator \\
\hline EVX & 1000042D & & SP & evmhosmia & Vector Multiply Halfwords, Odd, Signed, Modulo, Integer to Accumulator \\
\hline EVX & 1000042F & & SP & evmhosmfa & Vector Multiply Halfwords, Odd, Signed, Modulo, Fractional to Accumulator \\
\hline VX & 10000440 & & V & vsubuhm & Vector Subtract Unsigned Byte Modulo \\
\hline VX & 10000442 & & V & vavguh & Vector Average Unsigned Halfword \\
\hline VX & 10000444 & & V & vandc & Vector AND with Complement \\
\hline EVX & 10000447 & & SP & evmwhssf & Vector Multiply Word High Signed, Fractional \\
\hline EVX & 10000448 & & SP & evmwlumi & Vector Multiply Word Low Unsigned, Modulo, Integer \\
\hline VX & 1000044A & & V & vminfp & Vector Minimum Single-Precision \\
\hline EVX & 1000044 C & & SP & evmwhumi & Vector Multiply Word High Unsigned, Modulo, Integer \\
\hline VX & 1000044 C & & V & vsro & Vector Shift Right by Octet \\
\hline EVX & 1000044 D & & SP & evmwhsmi & Vector Multiply Word High Signed, Modulo, Integer \\
\hline EVX & 1000044 F & & SP & evmwhsmf & Vector Multiply Word High Signed, Modulo, Fractional \\
\hline EVX & 10000453 & & SP & evmwssf & Vector Multiply Word Signed, Saturate, Fractional \\
\hline EVX & 10000458 & & SP & evmwumi & Vector Multiply Word Unsigned, Modulo, Integer \\
\hline EVX & 10000459 & & SP & evmwsmi & Vector Multiply Word Signed, Modulo, Integer \\
\hline EVX & 1000045B & & SP & evmwsmf & Vector Multiply Word Signed, Modulo, Fractional \\
\hline EVX & 10000467 & & SP & evmwhssfa & Vector Multiply Word High Signed, Fractional to Accumulator \\
\hline EVX & 10000468 & & SP & evmwlumia & Vector Multiply Word Low Unsigned, Modulo, Integer to Accumulator \\
\hline EVX & 1000046 C & & SP & evmwhumia & Vector Multiply Word High Unsigned, Modulo, Integer to Accumulator \\
\hline EVX & 1000046 D & & SP & evmwhsmia & Vector Multiply Word High Signed, Modulo, Integer to Accumulator \\
\hline EVX & 1000046 F & & SP & evmwhsmfa & Vector Multiply Word High Signed, Modulo, Fractional to Accumulator \\
\hline EVX & 10000473 & & SP & evmwssfa & Vector Multiply Word Signed, Saturate, Fractional to Accumulator \\
\hline EVX & 10000478 & & SP & evmwumia & Vector Multiply Word Unsigned, Modulo, Integer to Accumulator \\
\hline EVX & 10000479 & & SP & evmwsmia & Vector Multiply Word Signed, Modulo, Integer to Accumulator \\
\hline EVX & 1000047B & & SP & evmwsmfa & Vector Multiply Word Signed, Modulo, Fractional to Accumulator \\
\hline VX & 10000480 & & V & vsubuwm & Vector Subtract Unsigned Word Modulo \\
\hline VX & 10000482 & & V & vavguw & Vector Average Unsigned Word \\
\hline VX & 10000484 & & V & vor & Vector OR \\
\hline EVX & 100004C0 & & SP & evaddusiaaw & Vector Add Unsigned, Saturate, Integer to Accumulator Word \\
\hline EVX & 100004 C 1 & & SP & evaddssiaaw & Vector Add Signed, Saturate, Integer to Accumulator Word \\
\hline EVX & 100004C2 & & SP & evsubfusiaaw & Vector Subtract Unsigned, Saturate, Integer to Accumulator Word \\
\hline EVX & 100004C3 & & SP & evsubfssiaaw & Vector Subtract Signed, Saturate, Integer to Accumulator Word \\
\hline EVX & 100004C4 & & SP & evmra & Initialize Accumulator \\
\hline VX & 100004C4 & & V & vxor & Vector XOR \\
\hline EVX & 100004 C 6 & & SP & evdivws & Vector Divide Word Signed \\
\hline EVX & 100004C7 & & SP & evdivwu & Vector Divide Word Unsigned \\
\hline EVX & 100004C8 & & SP & evaddumiaaw & Vector Add Unsigned, Modulo, Integer to Accumulator Word \\
\hline EVX & 100004C9 & & SP & evaddsmiaaw & Vector Add Signed, Modulo, Integer to Accumulator Word \\
\hline EVX & 100004 CA & & SP & evsubfumiaaw & Vector Subtract Unsigned, Modulo, Integer to Accumulator Word \\
\hline EVX & 100004 CB & & SP & evsubfsmiaaw & Vector Subtract Signed, Modulo, Integer to Accumulator Word \\
\hline EVX & 10000500 & & SP & evmheusiaaw & Vector Multiply Halfwords, Even, Unsigned, Saturate Integer and Accumulate into Words \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline E & \[
\begin{array}{|c|}
\hline \text { Opcode } \\
\text { (hexadeci- } \\
\text { mal) }^{2}
\end{array}
\] &  & Cat \({ }^{1}\) & Mnemonic & Instruction \\
\hline EVX & 10000501 & & SP & evmhessiaaw & Vector Multiply Halfwords, Even, Signed, Saturate, Integer and Accumulate into Words \\
\hline VX & 10000502 & & V & vavgsb & Vector Average Signed Byte \\
\hline EVX & 10000503 & & SP & evmhessfaaw & Vector Multiply Halfwords, Even, Signed, Saturate, Fractional and Accumulate into Words \\
\hline EVX & 10000504 & & SP & evmhousiaaw & Vector Multiply Halfwords, Odd, Unsigned, Saturate, Integer and Accumulate into Words \\
\hline VX & 10000504 & & V & vnor & Vector NOR \\
\hline EVX & 10000505 & & SP & evmhossiaaw & Vector Multiply Halfwords, Odd, Signed, Saturate, Integer and Accumulate into Words \\
\hline EVX & 10000507 & & SP & evmhossfaaw & Vector Multiply Halfwords, Odd, Signed, Saturate, Fractional and Accumulate into Words \\
\hline EVX & 10000508 & & SP & evmheumiaaw & Vector Multiply Halfwords, Even, Unsigned, Modulo, Integer and Accumulate into Words \\
\hline EVX & 10000509 & & SP & evmhesmiaaw & Vector Multiply Halfwords, Even, Signed, Modulo, Integer and Accumulate into Words \\
\hline EVX & 1000050B & & SP & evmhesmfaaw & Vector Multiply Halfwords, Even, Signed, Modulo, Fractional and Accumulate into Words \\
\hline EVX & 1000050C & & SP & evmhoumiaaw & Vector Multiply Halfwords, Odd, Unsigned, Modulo, Integer and Accumulate into Words \\
\hline EVX & 1000050D & & SP & evmhosmiaaw & Vector Multiply Halfwords, Odd, Signed, Modulo, Integer and Accumulate into Words \\
\hline EVX & 1000050F & & SP & evmhosmfaaw & Vector Multiply Halfwords, Odd, Signed, Modulo, Fractional and Accumulate into Words \\
\hline EVX & 10000528 & & SP & evmhegumiaa & Vector Multiply Halfwords, Even, Guarded, Unsigned, Modulo, Integer and Accumulate \\
\hline EVX & 10000529 & & SP & evmhegsmiaa & Vector Multiply Halfwords, Even, Guarded, Signed, Modulo, Integer and Accumulate \\
\hline EVX & 1000052B & & SP & evmhegsmfaa & Vector Multiply Halfwords, Even, Guarded, Signed, Modulo, Fractional and Accumulate \\
\hline EVX & 1000052C & & SP & evmhogumiaa & Vector Multiply Halfwords, Odd, Guarded, Unsigned, Modulo, Integer and Accumulate \\
\hline EVX & 1000052D & & SP & evmhogsmiaa & Vector Multiply Halfwords, Odd, Guarded, Signed, Modulo, Integer and Accumulate \\
\hline EVX & 1000052F & & SP & evmhogsmfaa & Vector Multiply Halfwords, Odd, Guarded, Signed, Modulo, Fractional and Accumulate \\
\hline EVX & 10000540 & & SP & evmwlusiaaw & Vector Multiply Word Low Unsigned Saturate, Integer and Accumulate into Words \\
\hline EVX & 10000541 & & SP & evmwlssiaaw & Vector Multiply Word Low Signed, Saturate, Integer and Accumulate into Words \\
\hline VX & 10000542 & & V & vavgsh & Vector Average Signed Halfword \\
\hline EVX & 10000544 & & SP & evmwhusiaaw & Vector Multiply Word High Unsigned, Integer and Accumulate into Words \\
\hline EVX & 10000547 & & SP & evmwhssfaaw & Vector Multiply Word High Signed, Fractional and Accumulate into Words \\
\hline EVX & 10000548 & & SP & evmwlumiaaw & Vector Multiply Word Low Unsigned, Modulo, Integer and Accumulate into Words \\
\hline EVX & 10000549 & & SP & evmwlsmiaaw & Vector Multiply Word Low Signed, Modulo, Integer and Accumulate into Words \\
\hline EVX & 1000054 C & & SP & evmwhumiaaw & Vector Multiply Word High Unsigned, Modulo, Integer and Accumulate into Words \\
\hline EVX & 1000054D & & SP & evmwhsmiaaw & Vector Multiply Word High Signed, Modulo, Integer and Accumulate into Words \\
\hline EVX & 1000054 F & & SP & evmwhsmfaaw & Vector Multiply Word High Signed, Modulo, Fractional and Accumulate into Words \\
\hline EVX & 10000553 & & SP & evmwssfaa & Vector Multiply Word Signed, Saturate, Fractional and Accumulate \\
\hline EVX & 10000558 & & SP & evmwumiaa & Vector Multiply Word Unsigned, Modulo, Integer and Accumulate \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline 튼 & \[
\begin{gathered}
\text { Opcode } \\
\text { (hexadeci- } \\
\text { mal) }^{2}
\end{gathered}
\] &  & Cat \({ }^{1}\) & Mnemonic & Instruction \\
\hline EVX & 10000559 & & SP & evmwsmiaa & Vector Multiply Word Signed, Modulo, Integer and Accumulate \\
\hline EVX & 1000055B & & SP & evmwsmfaa & Vector Multiply Word Signed, Modulo, Fractional and Accumulate \\
\hline EVX & 10000580 & & SP & evmheusianw & Vector Multiply Halfwords, Even, Unsigned, Saturate Integer and Accumulate Negative into Words \\
\hline VX & 10000580 & & VP & vsubcuw & Vector Subtract and Write Carry-Out Unsigned Word \\
\hline EVX & 10000581 & & SP & evmhessianw & Vector Multiply Halfwords, Even, Signed, Saturate, Integer and Accumulate Negative into Words \\
\hline VX & 10000582 & & VP & vavgsw & Vector Average Signed Word \\
\hline EVX & 10000583 & & SP & evmhessfanw & Vector Multiply Halfwords, Even, Signed, Saturate, Fractional and Accumulate Negative into Words \\
\hline EVX & 10000584 & & SP & evmhousianw & Vector Multiply Halfwords, Odd, Unsigned, Saturate, Integer and Accumulate Negative into Words \\
\hline EVX & 10000585 & & SP & evmhossianw & Vector Multiply Halfwords, Odd, Signed, Saturate, Integer and Accumulate Negative into Words \\
\hline EVX & 10000587 & & SP & evmhossfanw & Vector Multiply Halfwords, Odd, Signed, Saturate, Fractional and Accumulate Negative into Words \\
\hline EVX & 10000588 & & SP & evmheumianw & Vector Multiply Halfwords, Even, Unsigned, Modulo, Integer and Accumulate Negative into Words \\
\hline EVX & 10000589 & & SP & evmhesmianw & Vector Multiply Halfwords, Even, Signed, Modulo, Integer and Accumulate Negative into Words \\
\hline EVX & 1000058B & & SP & evmhesmfanw & Vector Multiply Halfwords, Even, Signed, Modulo, Fractional and Accumulate Negative into Words \\
\hline EVX & 1000058C & & SP & evmhoumianw & Vector Multiply Halfwords, Odd, Unsigned, Modulo, Integer and Accumulate Negative into Words \\
\hline EVX & 1000058D & & SP & evmhosmianw & Vector Multiply Halfwords, Odd, Signed, Modulo, Integer and Accumulate Negative into Words \\
\hline EVX & 1000058F & & SP & evmhosmfanw & Vector Multiply Halfwords, Odd, Signed, Modulo, Fractional and Accumulate Negative into Words \\
\hline EVX & 100005A8 & & SP & evmhegumian & Vector Multiply Halfwords, Even, Guarded, Unsigned, Modulo, Integer and Accumulate Negative \\
\hline EVX & 100005A9 & & SP & evmhegsmian & Vector Multiply Halfwords, Even, Guarded, Signed, Modulo, Integer and Accumulate Negative \\
\hline EVX & 100005 AB & & SP & evmhegsmfan & Vector Multiply Halfwords, Even, Guarded, Signed, Modulo, Fractional and Accumulate Negative \\
\hline EVX & 100005AC & & SP & evmhogumian & Vector Multiply Halfwords, Odd, Guarded, Unsigned, Modulo, Integer and Accumulate Negative \\
\hline EVX & 100005 AD & & SP & evmhogsmian & Vector Multiply Halfwords, Odd, Guarded, Signed, Modulo, Integer and Accumulate Negative \\
\hline EVX & 100005AF & & SP & evmhogsmfan & Vector Multiply Halfwords, Odd, Guarded, Signed, Modulo, Fractional and Accumulate Negative \\
\hline EVX & 100005C0 & & SP & evmwlusianw & Vector Multiply Word Low Unsigned Saturate, Integer and Accumulate Negative into Words \\
\hline EVX & 100005C1 & & SP & evmwlssianw & Vector Multiply Word Low Signed, Saturate, Integer and Accumulate Negative into Words \\
\hline EVX & 100005C4 & & SP & evmwhusianw & Vector Multiply Word High Unsigned, Integer and Accumulate Negative into Words \\
\hline EVX & 100005C5 & & SP & evmwhssianw & Vector Multiply Word High Signed, Integer and Accumulate Negative into Words \\
\hline EVX & \(100005 \mathrm{C7}\) & & SP & evmwhssfanw & Vector Multiply Word High Signed, Fractional and Accumulate Negative into Words \\
\hline EVX & 100005C8 & & SP & evmwlumianw & Vector Multiply Word Low Unsigned, Modulo, Integer and Accumulate Negative into Words \\
\hline EVX & 100005C9 & & SP & evmwlsmianw & Vector Multiply Word Low Signed, Modulo, Integer and Accumulate Negative into Words \\
\hline EVX & 100005 CC & & SP & evmwhumianw & Vector Multiply Word High Unsigned, Modulo, Integer and Accumulate Negative into Words \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline E ED & Opcode (hexadecimal) \({ }^{2}\) &  & Cat \({ }^{1}\) & Mnemonic & Instruction \\
\hline EVX & 100005CD & & SP & evmwhsmianw & Vector Multiply Word High Signed, Modulo, Integer and Accumulate Negative into Words \\
\hline EVX & 100005CF & & SP & evmwhsmfanw & Vector Multiply Word High Signed, Modulo, Fractional and Accumulate Negative into Words \\
\hline EVX & 100005D3 & & SP & evmwssfan & Vector Multiply Word Signed, Saturate, Fractional and Accumulate Negative \\
\hline EVX & 100005D8 & & SP & evmwumian & Vector Multiply Word Unsigned, Modulo, Integer and Accumulate Negative \\
\hline Evx & 100005D9 & & SP & evmwsmian & Vector Multiply Word Signed, Modulo, Integer and Accumulate Negative \\
\hline EVX & 100005DB & & SP & evmwsmfan & Vector Multiply Word Signed, Modulo, Fractional and Accumulate Negative \\
\hline vx & 10000600 & & V & vsububs & Vector Subtract Unsigned Byte Saturate \\
\hline \(v x\) & 10000604 & & v & mfvscr & Move from Vector Status and Control Register \\
\hline VX & 10000608 & & V & vsum4ubs & Vector Sum across Quarter Unsigned Byte Saturate \\
\hline vx & 10000640 & & V & vsubuhs & Vector Subtract Unsigned Halfword Saturate \\
\hline vx & 10000644 & & V & mtvscr & Move to Vector Status and Control Register \\
\hline VX & 10000648 & & V & vsum4shs & Vector Sum across Quarter Signed Halfword Saturate \\
\hline vx & 10000680 & & V & vsubuws & Vector Subtract Unsigned Word Saturate \\
\hline vx & 10000688 & & V & vsum2sws & Vector Sum across Half Signed Word Saturate \\
\hline Vx & 10000700 & & V & vsubsbs & Vector Subtract Signed Byte Saturate \\
\hline vx & 10000708 & & V & vsum4sbs & Vector Sum across Quarter Signed Byte Saturate \\
\hline VX & 10000740 & & V & vsubshs & Vector Subtract Signed Halfword Saturate \\
\hline vx & 10000780 & & V & vsubsws & Vector Subtract Signed Word Saturate \\
\hline VX & 10000788 & & V & vsumsws & Vector Sum across Signed Word Saturate \\
\hline D8 & 18000000 & & VLE & e_lbzu & Load Byte and Zero with Update \\
\hline D8 & 18000100 & & VLE & e_lhzu & Load Halfword and Zero with Update \\
\hline D8 & 18000200 & & VLE & e_lwzu & Load Word and Zero with Update \\
\hline D8 & 18000300 & & VLE & e_lhau & Load Halfword Algebraic with Update \\
\hline D8 & 18000400 & & VLE & e_stbu & Store Byte with Update \\
\hline D8 & 18000500 & & VLE & e_sthu & Store Halfword with Update \\
\hline D8 & 18000600 & & VLE & e_stwu & Store word with Update \\
\hline D8 & 18000800 & & VLE & e_Imw & Load Multiple Word \\
\hline D8 & 18000900 & & VLE & e_stmw & Store Multiple Word \\
\hline \(\mathrm{SCl}^{\text {S }}\) & 18008000 & SR & VLE & e_addi[.] & Add Scaled Immediate \\
\hline \(\mathrm{SCl}^{\text {S }}\) & 18009000 & SR & VLE & e_addic[.] & Add Scaled Immediate Carrying \\
\hline \(\mathrm{SCl}^{\text {S }}\) & 1800A000 & & VLE & e_mulif & Multiply Low Scaled Immediate \\
\hline \(\mathrm{SCl}^{\text {S }}\) & 1800A800 & & VLE & e_cmpi & Compare Scaled Immediate Word \\
\hline SCl8 & 1800в000 & SR & VLE & e_subfic[.] & Subtract From Scaled Immediate Carrying \\
\hline \(\mathrm{SCl}^{\text {S }}\) & 1800c000 & SR & VLE & e_andi[.] & AND Scaled Immediate \\
\hline SCl8 & 1800D000 & SR & VLE & e_ori[.] & OR Scaled Immediate \\
\hline SCl8 & 1800E000 & SR & VLE & e_xori[.] & XOR Scaled Immediate \\
\hline SCl8 & 1880A800 & & VLE & e_cmpli & Compare Logical Scaled Immediate Word \\
\hline D & 1C000000 & & VLE & e_add16i & Add Immediate \\
\hline OIM5 & 2000---- & & VLE & se_addi & Add Immediate Short Form \\
\hline OIM5 & 2200---- & & VLE & se_cmpli & Compare Logical Immediate Word \\
\hline OIM5 & 2400---- & SR & VLE & se_subi[.] & Subtract Immediate \\
\hline IM5 & 2A00-- & & VLE & se_cmpi & Compare Immediate Word Short Form \\
\hline IM5 & 2C00---- & & VLE & se_bmaski & Bit Mask Generate Immediate \\
\hline IM5 & 2E00---- & & VLE & se_andi & AND Immediate Short Form \\
\hline D & 30000000 & & VLE & e_lbz & Load Byte and Zero \\
\hline D & 34000000 & & VLE & e_stb & Store Byte \\
\hline D & 38000000 & & VLE & e_lha & Load Halfword Algebraic \\
\hline RR & 4000---- & & VLE & se_srw & Shift Right Word \\
\hline RR & 4100---- & SR & VLE & se_sraw & Shift Right Algebraic Word \\
\hline RR & 4200---- & & VLE & se_slw & Shift Left Word \\
\hline RR & 4400---- & & VLE & se_or & OR SHort Form \\
\hline RR & 4500---- & & VLE & se_andc & AND with Complement Short Form \\
\hline RR & 4600---- & SR & VLE & se_and[.] & AND Short Form \\
\hline IM7 & 4800---- & & VLE & se_li & Load Immediate Short Form \\
\hline D & 50000000 & & VLE & e_IWz & Load Word and Zero \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 틍 & \[
\begin{gathered}
\text { Opcode } \\
\text { (hexadeci- }^{\text {mal) }}
\end{gathered}
\] &  & & Cat \({ }^{1}\) & Mnemonic & Instruction \\
\hline D & 54000000 & & & VLE & e_stw & Store Word \\
\hline D & 58000000 & & & VLE & e_lhz & Load Halfword and Zero \\
\hline D & \(5 \mathrm{C000000}\) & & & VLE & e_sth & Store Halfword \\
\hline IM5 & 6000---- & & & VLE & se_bclri & Bit Clear Immediate \\
\hline IM5 & 6200---- & & & VLE & se_bgeni & Bit Generate Immediate \\
\hline IM5 & 6400---- & & & VLE & se_bseti & Bit Set Immediate \\
\hline IM5 & 6600---- & & & VLE & se_btsti & Bit Test Immediate \\
\hline IM5 & 6800---- & & & VLE & se_srwi & Shift Right Word Immediate Short Form \\
\hline IM5 & 6A00---- & SR & & VLE & se_srawi & Shift Right Algebraic Immediate \\
\hline IM5 & 6C00---- & & & VLE & se_slwi & Shift Left Word Immediate Short Form \\
\hline LI20 & 70000000 & & & VLE & e_Ii & Load Immediate \\
\hline I16A & 70008800 & SR & & VLE & e_add2i. & Add (2 operand) Immediate and Record \\
\hline I16A & 70009000 & & & VLE & e_add2is & Add (2 operand) Immediate Shifted \\
\hline IA16 & 70009800 & & & VLE & e_cmp16i & Compare Immediate Word \\
\hline I16A & 7000A000 & & & VLE & e_mull2i & Multiply (2 operand) Low Immediate \\
\hline I16A & 7000A800 & & & VLE & e_cmpl16i & Compare Logical Immediate Word \\
\hline IA16 & \(7000 \mathrm{B0} 00\) & & & VLE & e_cmph16i & Compare Halfword Immediate \\
\hline IA16 & 7000B800 & & & VLE & e_cmphl 16 i & Compare Halfword Logical Immediate \\
\hline I16L & \(7000 \mathrm{C000}\) & & & VLE & e_or2i & OR (2operand) Immediate \\
\hline I16L & \(7000 \mathrm{C800}\) & SR & & VLE & e_and2i. & AND (2 operand) Immediate \\
\hline I16L & 7000D000 & & & VLE & e_or2is & OR (2 operand) Immediate Shifted \\
\hline I16L & 7000 E 000 & & & VLE & e_lis & Load Immediate Shifted \\
\hline I16L & 7000 E 800 & SR & & VLE & e_and2is. & AND (2 operand) Immediate Shifted \\
\hline M & 74000000 & & & VLE & e_rlwimi & Rotate Left Word Immediate then Mask Insert \\
\hline M & 74000001 & & & VLE & e_rlwinm & Rotate Left Word Immediate then AND with Mask \\
\hline BD24 & 78000000 & & & VLE & e_b[1] & Branch [and Link] \\
\hline BD15 & 7A000000 & CT & & VLE & e_bc[l] & Branch Conditional [and Link] \\
\hline X & \(7 \mathrm{C000000}\) & & & B & cmp & Compare \\
\hline X & \(7 \mathrm{C000008}\) & & & B & tw & Trap Word \\
\hline X & \(7 \mathrm{C00000C}\) & & & V & Ivsl & Load Vector for Shift Left Indexed \\
\hline X & \(7 \mathrm{COO000E}\) & & & V & Ivebx & Load Vector Element Byte Indexed \\
\hline XO & \(7 \mathrm{C000010}\) & SR & & B & subfc[0][.] & Subtract From Carrying \\
\hline XO & \(7 \mathrm{C000012}\) & SR & & 64 & mulhdu[.] & Multiply High Doubleword Unsigned \\
\hline XO & \(7 \mathrm{C000014}\) & & & B & addc[0][.] & Add Carrying \\
\hline XO & \(7 \mathrm{C000016}\) & SR & & B & mulhwu[.] & Multiply High Word Unsigned \\
\hline X & 7C00001C & & & VLE & e_cmph & Compare Halfword \\
\hline A & \(7 \mathrm{C00001E}\) & & & B.in & isel & Integer Select \\
\hline XL & \(7 \mathrm{C000020}\) & & & VLE & e_mcrf & Move CR Field \\
\hline XFX & 7C000026 & & & B & mfcr & Move From Condition Register \\
\hline X & \(7 \mathrm{C000028}\) & & & B & Iwarx & Load Word and Reserve Indexed \\
\hline X & 7C00002A & & & 64 & Idx & Load Doubleword Indexed \\
\hline X & 7C00002C & & & E & icbt & Instruction Cache Block Touch \\
\hline X & \(7 \mathrm{C00002E}\) & & & B & Iwzx & Load Word and Zero Indexed \\
\hline X & \(7 \mathrm{C000030}\) & SR & & B & slw[.] & Shift Left Word \\
\hline X & 7C000034 & SR & & B & cntizw[.] & Count Leading Zeros Word \\
\hline X & \(7 \mathrm{C000036}\) & SR & & 64 & sld[.] & Shift Left Doubleword \\
\hline X & \(7 \mathrm{C000038}\) & SR & & B & and[.] & AND \\
\hline X & 7C00003A & & P & E.PD & Idepx & Load Doubleword by External Process ID Indexed \\
\hline X & 7C00003E & & P & E.PD & Iwepx & Load Word by External Process ID Indexed \\
\hline X & \(7 \mathrm{C000040}\) & & & B & cmpl & Compare Logical \\
\hline XL & \(7 \mathrm{C000042}\) & & & VLE & e_crnor & Condition Register NOR \\
\hline X & 7C00004C & & & V & Ivsr & Load Vector for Shift Right Indexed \\
\hline X & \(7 \mathrm{C00004E}\) & & & V & Ivehx & Load Vector Element Halfword Indexed \\
\hline XO & \(7 \mathrm{C000050}\) & SR & & B & subf[0][.] & Subtract From \\
\hline X & \(7 \mathrm{C00005C}\) & & & VLE & e_cmphl & Compare Halfword Logical \\
\hline X & 7C00006A & & & 64 & Idux & Load Doubleword with Update Indexed \\
\hline X & 7C00006C & & & B & dcbst & Data Cache Block Store \\
\hline X & \(7 \mathrm{C00006E}\) & & & B & Iwzux & Load Word and Zero with Update Indexed \\
\hline X & \(7 \mathrm{C000070}\) & SR & & VLE & e_slwi[.] & Shift Left Word Immediate \\
\hline X & \(7 \mathrm{C000074}\) & SR & & 64 & cntlzd[.] & Count Leading Zeros Doubleword \\
\hline X & \(7 \mathrm{C000078}\) & SR & & B & andc[.] & AND with Complement \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 튼 & \[
\begin{array}{|c|}
\hline \text { Opcode } \\
\text { (hexadeci- }^{\text {mal }}{ }^{2}
\end{array}
\] &  & & Cat \({ }^{1}\) & Mnemonic & Instruction \\
\hline X & 7C00007C & & & WT & wait & Wait \\
\hline X & \(7 \mathrm{C000088}\) & & & 64 & td & Trap Doubleword \\
\hline X & 7C00008E & & & V & Ivewx & Load Vector Element Word Indexed \\
\hline XO & \(7 \mathrm{C000092}\) & SR & & 64 & mulhd[.] & Multiply High Doubleword \\
\hline XO & \(7 \mathrm{C000096}\) & SR & & B & mulhw[.] & Multiply High Word \\
\hline X & 7C0000A6 & & P & B & mfmsr & Move From Machine State Register \\
\hline X & 7C0000A8 & & & 64 & Idarx & Load Doubleword and Reserve Indexed \\
\hline X & 7C0000AC & & & B & dcbf & Data Cache Block Flush \\
\hline X & 7C0000AE & & & B & lbzx & Load Byte and Zero Indexed \\
\hline X & 7C0000BE & & P & E.PD & lbepx & Load Byte by External Process ID Indexed \\
\hline X & 7C0000CE & & & V & Ivx[1] & Load Vector Indexed [Last] \\
\hline X & 7C0000D0 & SR & & B & neg[0][.] & Negate \\
\hline X & 7C0000EE & & & B & Ibzux & Load Byte and Zero with Update Indexed \\
\hline X & 7C0000F4 & & & B & popentb & Population Count Bytes \\
\hline X & 7C0000F8 & SR & & B & nor[.] & NOR \\
\hline X & 7C0000FE & & P & E.PD & dcbfep & Data Cache Block Flush by External Process ID \\
\hline XL & 7C000102 & & & VLE & e_crandc & Condition Register AND with Completement \\
\hline X & 7C000106 & & P & E & wrtee & Write MSR External Enable \\
\hline X & 7C00010C & & M & ECL & dcbtstls & Data Cache Block Touch for Store and Lock Set \\
\hline VX & 7C00010E & & & V & stvebx & Store Vector Element Byte Indexed \\
\hline XO & 7C000110 & SR & & B & subfe[o][.] & Subtract From Extended \\
\hline XO & 7C000114 & SR & & B & adde[0][.] & Add Extended \\
\hline EVX & 7C00011D & & P & E.PD & evlddepx & Vector Load Doubleword into Doubleword by External Process ID Indexed \\
\hline XFX & \(7 \mathrm{C000120}\) & & & B & mtcrf & Move To Condition Register Fields \\
\hline X & \(7 \mathrm{C000124}\) & & P & E & mtmsr & Move To Machine State Register \\
\hline X & 7C00012A & & & 64 & stdx & Store Doubleword Indexed \\
\hline X & 7C00012D & & & B & stwex. & Store Word Conditional Indexed \\
\hline X & 7C00012E & & & B & stwx & Store Word Indexed \\
\hline X & 7C00013A & & P & E.PD & stdepx & Store Doubleword by External Process ID Indexed \\
\hline X & 7C00013E & & P & E.PD & stwepx & Store Word by External Process ID Indexed \\
\hline X & 7C000146 & & P & E & wrteei & Write MSR External Enable Immediate \\
\hline X & 7C00014C & & M & ECL & dcbtls & Data Cache Block Touch and Lock Set \\
\hline VX & 7C00014E & & & V & stvehx & Store Vector Element Halfword Indexed \\
\hline X & 7C00016A & & & 64 & stdux & Store Doubleword with Update Indexed \\
\hline X & 7C00016E & & & B & stwux & Store Word with Update Indexed \\
\hline XL & \(7 \mathrm{C000182}\) & & & VLE & e_crxor & Condition Register XOR \\
\hline VX & 7C00018E & & & V & stvewx & Store Vector Element Word Indexed \\
\hline XO & 7C000190 & SR & & B & subfze[0][.] & Subtract From Zero Extended \\
\hline XO & 7C000194 & SR & & B & addze[o][.] & Add to Zero Extended \\
\hline X & 7C00019C & & P & E.PC & msgsnd & Message Send \\
\hline EVX & 7C00019D & & P & E.PD & evstddepx & Vector Store Doubleword into Doubleword by External Process ID Indexed \\
\hline X & 7C0001AD & & & 64 & stdcx. & Store Doubleword Conditional Indexed \\
\hline X & 7C0001AE & & & B & stbx & Store Bye Indexed \\
\hline X & 7C0001BE & & P & E.PD & stbepx & Store Byte by External Process ID Indexed \\
\hline XL & 7c0001C2 & & & VLE & e_crnand & Condition Register NAND \\
\hline X & 7C0001cc & & M & ECL & icblc & Instruction Cache Block Lock Clear \\
\hline VX & 7C0001CE & & & V & stvx[l] & Store Vector Indexed [Last] \\
\hline XO & 7C0001D0 & SR & & B & subfme[o][.] & Subtract From Minus One Extended \\
\hline XO & 7C0001D2 & SR & & 64 & mulld[0][.] & Multiply Low Doubleword \\
\hline XO & 7C0001D4 & SR & & B & addme[0][.] & Add to Minus One Extended \\
\hline XO & 7C0001D6 & SR & & B & mullw[0][.] & Multiply Low Word \\
\hline X & 7C0001DC & & P & E.PC & msgclr & Message Clear \\
\hline X & 7C0001EC & & & B & dcbtst & Data Cache Block Touch for Store \\
\hline X & 7C0001EE & & & B & stbux & Store Byte with Update Indexed \\
\hline X & \(7 \mathrm{C0001FE}\) & & P & E.PD & dcbtstep & Data Cache Block Touch for Store by External Process ID \\
\hline XL & 7C000202 & & & VLE & e_crand & Condition Register AND \\
\hline XFX & \(7 \mathrm{C0} 00206\) & & P & E & mfdcrx & Move From Device Control Register Indexed \\
\hline X & 7C00020E & & P & E.PD & Ivepx| add[o][.] & Load Vector by External Process ID Indexed LRU \\
\hline XO & \(7 \mathrm{C000214}\) & & & B & add[0][.] & Add \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 틍 & \[
\begin{gathered}
\text { Opcode } \\
\text { (hexadeci- }^{\text {mal) }}
\end{gathered}
\] &  & & Cat \({ }^{1}\) & Mnemonic & Instruction \\
\hline X & \(7 \mathrm{C00022C}\) & & & B & dcbt & Data Cache Block Touch \\
\hline X & 7C00022E & & & B & Ihzx & Load Halfword and Zero Indexed \\
\hline X & \(7 \mathrm{C000230}\) & SR & & VLE & e_rlw[.] & Rotate Left Word \\
\hline X & 7C000238 & SR & & B & eqv[.] & Equivalent \\
\hline X & 7C00023E & & P & E.PD & Ihepx & Load Halfword by External Process ID Indexed \\
\hline XL & \(7 \mathrm{C000242}\) & & & VLE & e_creqv & Condition Register Equivalent \\
\hline XFX & 7C000246 & & P & E & mfdcrux & Move From Device Control Register User-mode Indexed \\
\hline X & 7C00024E & & P & E.PD & Ivepx & Load Vector by External Process ID Indexed \\
\hline X & 7C00026E & & & B & Ihzux & Load Halfword and Zero with Update Indexed \\
\hline X & \(7 \mathrm{C000270}\) & SR & & VLE & e_rlwi[.] & Rotate Left Word Immediate \\
\hline D & \(7 \mathrm{C000278}\) & SR & & B & xor[.] & XOR \\
\hline X & 7C00027E & & P & E.PD & dcbtep & Data Cache Block Touch by External Process ID \\
\hline XFX & 7C000286 & & P & E & mfdcr & Move From Device Control Register \\
\hline X & 7C00028C & & P & E.CD & dcread & Data Cache Read \\
\hline XFX & 7C00029C & & O & E.PM & mfpmr & Move From Performance Monitor Register \\
\hline XFX & 7C0002A6 & & O & B & mfspr & Move From Special Purpose Register \\
\hline X & 7C0002AA & & & 64 & Iwax & Load Word Algebraic Indexed \\
\hline X & 7C0002AE & & & B & Ihax & Load Halfword Algebraic Indexed \\
\hline X & 7C0002EA & & & 64 & Iwaux & Load Word Algebraic with Update Indexed \\
\hline X & 7C0002EE & & & B & Ihaux & Load Halfword Algebraic with Update Indexed \\
\hline X & \(7 \mathrm{C000306}\) & & P & E & mtdcrx & Move To Device Control Register Indexed \\
\hline X & 7C00030C & & M & ECL & dcblc & Data Cache Block Lock Clear \\
\hline X & \(7 \mathrm{C00032E}\) & & & B & sthx & Store Halfword Indexed \\
\hline X & \(7 \mathrm{C000338}\) & SR & & B & orc[.] & OR with Complement \\
\hline X & 7C00033E & & P & E.PD & sthepx & Store Halfword by External Process ID Indexed \\
\hline XL & \(7 \mathrm{C000342}\) & & & VLE & e_crorc & Condition Register OR with Complement \\
\hline X & \(7 \mathrm{C000346}\) & & & E & mtdcrux & Move To Device Control Register User-mode Indexed \\
\hline X & \(7 \mathrm{C00036E}\) & & & B & sthux & Store Halfword with Update Indexed \\
\hline X & \(7 \mathrm{C000378}\) & SR & & B & or[.] & OR \\
\hline XL & 7C000382 & & & VLE & e_cror & Condition Register OR \\
\hline XFX & \(7 \mathrm{C000386}\) & & P & E & mtdcr & Move To Device Control Register \\
\hline X & 7C00038C & & P & E.CI & dci & Data Cache Invalidate \\
\hline XO & \(7 \mathrm{C000392}\) & SR & & 64 & divdu[0][.] & Divide Doubleword Unsigned \\
\hline XO & \(7 \mathrm{C000396}\) & SR & & B & divwu[o][.] & Divide Word Unsigned \\
\hline XFX & 7C00039C & & O & E.PM & mtpmr & Move To Performance Monitor Register \\
\hline XFX & 7C0003A6 & & O & B & mtspr & Move To Special Purpose Register \\
\hline X & 7C0003AC & & P & E & dcbi & Data Cache Block Invalidate \\
\hline X & 7C0003B8 & SR & & B & nand[.] & NAND \\
\hline X & 7C0003CC & & M & ECL & icbtls & Instruction Cache Block Touch and Lock Set \\
\hline X & 7C0003CC & & P & E.CD & dcread & Data Cache Read \\
\hline XO & 7C0003D2 & SR & & 64 & divd[0][.] & Divide Doubleword \\
\hline XO & 7C0003D6 & SR & & B & divw[0][.] & Divide Word \\
\hline X & \(7 \mathrm{C000400}\) & & & B & mcrxr & Move To Condition Register From XER \\
\hline X & 7C00042A & & & MA & Iswx & Load String Word Indexed \\
\hline X & 7C00042C & & & B & Iwbrx & Load Word Byte-Reversed Indexed \\
\hline X & \(7 \mathrm{C000430}\) & SR & & B & srw[.] & Shift Right Word \\
\hline X & \(7 \mathrm{C000436}\) & SR & & 64 & srd[.] & Shift Right Doubleword \\
\hline X & 7C00046C & & P & E & tlbsync & TLB Synchronize \\
\hline X & 7C000470 & SR & & VLE & e_srwi[.] & Shift Right Word Immediate \\
\hline X & 7C0004AA & & & MA & Iswi & Load String Word Immediate \\
\hline X & 7C0004AC & & & B & sync & Synchronize \\
\hline X & 7C0004BE & & P & E.PD & Ifdepx & Load Floating-Point Double by External Process ID Indexed \\
\hline X & 7C00052A & & & MA & stswx & Store String Word Indexed \\
\hline X & 7C00052C & & & B & stwbrx & Store Word Byte-Reversed Indexed \\
\hline X & 7C0005AA & & & MA & stswi & Store String Word Immediate \\
\hline X & 7C0005BE & & P & E.PD & stfdepx & Store Floating-Point Double by External Process ID Indexed \\
\hline X & \(7 \mathrm{C0005EC}\) & & & E & dcba & Data Cache Block Allocate \\
\hline X & 7C00060E & & P & E.PD & stvepx & Store Vector by External Process ID Indexed LRU \\
\hline X & 7C000624 & & P & E & tlbivax & TLB Invalidate Virtual Address Indexed \\
\hline X & 7C00062C & & & B & Ihbrx & Load Halfword Byte-Reversed Indexed \\
\hline X & \(7 \mathrm{C000630}\) & SR & & B & sraw[.] & Shift Right Algebraic Word \\
\hline
\end{tabular}

\section*{744}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 틍 & \(\qquad\) &  & & Cat \({ }^{1}\) & Mnemonic & Instruction \\
\hline X & 7C000634 & SR & & 64 & srad[.] & Shift Right Algebraic Doubleword \\
\hline X & 7C00064E & & P & E.PD & stvepx & Store Vector by External Process ID Indexed \\
\hline X & 7C000670 & SR & & B & srawi[.] & Shift Right Algebraic Word Immediate \\
\hline X & 7C000674 & SR & & 64 & sradi[.] & Shift Right Algebraic Doubleword Immediate \\
\hline XFX & 7C0006AC & & & E & mbar & Memory Barrier \\
\hline X & 7C000724 & & P & E & tlbsx & TLB Search Indexed \\
\hline X & 7C00072C & & & B & sthbrx & Store Halfword Byte-Reversed Indexed \\
\hline X & \(7 \mathrm{C000734}\) & SR & & B & extsh[.] & Extend Sign Halfword \\
\hline X & 7C000764 & & \(P\) & E & tlbre & TLB Read Entry \\
\hline X & \(7 \mathrm{C000774}\) & SR & & B & extsb[.] & Extend Shign Byte \\
\hline X & 7C00078C & & P & E.CI & ici & Instruction Cache Invalidate \\
\hline X & 7C0007A4 & & P & E & tlbwe & TLB Write Entry \\
\hline X & 7C0007AC & & & B & icbi & Instruction Cache Block Invalidate \\
\hline X & 7C0007B4 & SR & & 64 & extsw[.] & Extend Sign Word \\
\hline X & 7C0007BE & & P & E.PD & icbiep & Instruction Cache Block Invalidate by External Process ID \\
\hline X & 7C0007CC & & P & E.CD & icread & Instruction Cache Read \\
\hline X & 7C0007EC & & & B & dcbz & Data Cache Block set to Zero \\
\hline X & 7C0007FE & & P & E.PD & dcbzep & Data Cache Block set to Zero by External Process ID \\
\hline XFX & 7C100026 & & & B & mfocrf & Move From One Condition Register Field \\
\hline XFX & 7C100120 & & & B & mtocrf & Move To One Condition Register Field \\
\hline SD4 & 8000---- & & & VLE & se_lbz & Load Byte and Zero Short Form \\
\hline SD4 & 9000---- & & & VLE & se_stb & Store Byte Short Form \\
\hline SD4 & A000---- & & & VLE & se_lhz & Load Halfword and Zero Short Form \\
\hline SD4 & B000---- & & & VLE & se_sth & Store Halfword SHort Form \\
\hline SD4 & C000---- & & & VLE & se_lwz & Load Word and Zero Short Form \\
\hline SD4 & D000---- & & & VLE & se_stw & Store Word Short Form \\
\hline BD8 & E000---- & & & VLE & se_bc & Branch Conditional Short Form \\
\hline BD8 & E800---- & & & VLE & se_b[l] & Branch [and Link] \\
\hline
\end{tabular}

1 See the key to the mode dependency and privilege column below and the key to the category column in Section 1.3.5 of Book I.
\({ }^{2}\) For 16 -bit instructions, the "Opcode" column represents the 16-bit hexadecimal instruction encoding with the opcode and extended opcode in the corresponding fields in the instruction, and with 0's in bit positions which are not opcode bits; dashes are used following the opcode to indicate the form is a 16-bit instruction. For 32-bit instructions, the "Opcode" column represents the 32-bit hexadecimal instruction encoding with the opcode and extended opcode in the corresponding fields in the instruction, and with 0's in bit positions which are not opcode bits.

\section*{Mode Dependency and Privilege Abbreviations}

Except as described below and in Section 1.10.3, "Effective Address Calculation", in Book I, all instructions are independent of whether the processor is in 32-bit or 64-bit mode.

\section*{Mode Dep. Description}

CT If the instruction tests the Count Register, it tests the low-order 32 bits in 32-bit mode and all 64 bits in 64-bit mode.
SR The setting of status registers (such as XER and CRO) is mode-dependent.
32 The instruction must be executed only in 32bit mode.
64 The instruction must be executed only in 64bit mode.

Key to Privilege Column

\section*{Priv. Description}

P Denotes a privileged instruction.

Priv. Description
O Denotes an instruction that is treated as privileged or nonprivileged (or hypervisor, for mtspr), depending on the SPR number.
M Denotes an instruction that is treated as privileged or nonprivileged, depending on the value of the UCLE bit of the MSR.
H Denotes an instruction that can be executed only in hypervisor state.

\section*{Appendices:}

\section*{Power ISA Books I-III Appendices}

\title{
Appendix A. Incompatibilities with the POWER Architecture
}

\begin{abstract}
This appendix identifies the known incompatibilities that must be managed in the migration from the POWER Architecture to the Power ISA. Some of the incompatibilities can, at least in principle, be detected by the processor, which could trap and let software simulate the POWER operation. Others cannot be detected by the processor even in principle.
\end{abstract}

In general, the incompatibilities identified here are those that affect a POWER application program; incompatibilities for instructions that can be used only by POWER system programs are not necessarily discussed.

\section*{A. 1 New Instructions, Formerly Privileged Instructions}

Instructions new to Power ISA typically use opcode values (including extended opcode) that are illegal in POWER. A few instructions that are privileged in POWER (e.g., dclz, called dcbz in Power ISA) have been made nonprivileged in Power ISA. Any POWER program that executes one of these now-valid or nownonprivileged instructions, expecting to cause the system illegal instruction error handler or the system privileged instruction error handler to be invoked, will not execute correctly on Power ISA.

\section*{A. 2 Newly Privileged Instructions}

The following instructions are nonprivileged in POWER but privileged in Power ISA.
```

mfmsr
mfsr

```

\section*{A. 3 Reserved Fields in Instructions}

These fields are shown with "/"s in the instruction layouts. In both POWER and Power ISA these fields are ignored by the processor. The Power ISA states that these fields must contain zero. The POWER Architecture lacks such a statement, but it is expected that essentially all POWER programs contain zero in these fields.

In several cases the Power ISA assumes that reserved fields in POWER instructions indeed contain zero. The cases include the following.
■ bcrr[I] and bcctr[/] assume that bits 19:20 in the POWER instructions contain zero.
- cmpi, cmp, cmpli, and cmpl assume that bit 10 in the POWER instructions contains zero.
- mtspr and mfspr assume that bits 16:20 in the POWER instructions contain zero.
■ mtcrf and mfcr assume that bit 11 in the POWER instructions is contains zero.
■ Synchronize assumes that bits 9:10 in the POWER instruction (dcs) contain zero. (This assumption provides compatibility for application programs, but not necessarily for operating system programs; see Section A.22.)
■ mtmsr assumes that bit 15 in the POWER instruction contains zero.

\section*{A. 4 Reserved Bits in Registers}

Both POWER and Power ISA permit software to write any value to these bits. However in POWER reading such a bit always returns 0 , while in Power ISA reading it may return either 0 or the value that was last written to it.

\section*{A. 5 Alignment Check}

The POWER MSR AL bit (bit 24) is no longer supported; the corresponding Power ISA MSR bit, bit 56, is reserved. The low-order bits of the EA are always used. (Notice that the value 0 - the normal value for a reserved bit - means "ignore the low-order EA bits" in POWER, and the value 1 means "use the low-order EA
bits".) POWER-compatible operating system code will probably write the value 1 to this bit.

\section*{A. 6 Condition Register}

The following instructions specify a field in the CR explicitly (via the BF field) and also, in POWER, use bit 31 as the Record bit. In Power ISA, bit 31 is a reserved field for these instructions and is ignored by the processor. In POWER, if bit 31 contains 1 the instructions execute normally (i.e., as if the bit contained 0 ) except as follows:
\[
\begin{array}{ll}
\text { cmp } & \text { CR0 is undefined if } \mathrm{Rc}=1 \text { and } \mathrm{BF} \neq 0 \\
\boldsymbol{c m p l} & \text { CR0 is undefined if } \mathrm{Rc}=1 \text { and } \mathrm{BF} \neq 0 \\
\boldsymbol{m c r x r} & \mathrm{CR} \text { is undefined if } \mathrm{Rc}=1 \text { and } \mathrm{BF} \neq 0 \\
\text { fcmpu } & \text { CR1 is undefined if } \mathrm{Rc}=1 \\
\text { fcmpo } & \text { CR1 is undefined if } \mathrm{Rc}=1 \\
\text { mcrfs } & \text { CR1 is undefined if } \mathrm{Rc}=1 \text { and } \mathrm{BF} \neq 1
\end{array}
\]

\section*{A. 7 LK and Rc Bits}

For the instructions listed below, if bit 31 (LK or Rc bit in POWER) contains 1, in POWER the instruction executes as if the bit contained 0 except as follows: if \(\mathrm{LK}=1\), the Link Register is set (to an undefined value, except for \(\boldsymbol{s v c}\) ); if \(\mathrm{Rc}=1\), Condition Register Field 0 or 1 is set to an undefined value. In Power ISA, bit 31 is a reserved field for these instructions and is ignored by the processor.

Power ISA instructions for which bit 31 is the LK bit in POWER:
```

sc (svc in POWER)
the Condition Register Logical instructions
mcrf
isync (ics in POWER)

```

Power ISA instructions for which bit 31 is the Rc bit in POWER:
fixed-point X-form Load and Store instructions
fixed-point X-form Compare instructions
the X-form Trap instruction
mtspr, mfspr, mtcrf, mcrxr, mfcr, mtocrf, mfocrf
floating-point X-form Load and Store instructions
floating-point Compare instructions
mcrfs
\(\boldsymbol{d c b z}\) (dclz in POWER)

\section*{A. 8 BO Field}

POWER shows certain bits in the BO field - used by Branch Conditional instructions - as "x". Although the POWER Architecture does not say how these bits are to be interpreted, they are in fact ignored by the processor.

Power ISA shows these bits as "z", "a", or "t". The "z" bits are ignored, as in POWER. However, the "a" and "t" bits can be used by software to provide a hint about how the branch is likely to behave. If a POWER program has the "wrong" value for these bits, the program will produce the same results as on POWER but performance may be affected.

\section*{A. 9 BH Field}

Bits 19:20 of the Branch Conditional to Link Register and Branch Conditional to Count Register instructions are reserved in POWER but are defined as a branch hint (BH) field in Power ISA. Because these bits are hints, they may affect performance but do not affect the results of executing the instruction.

\section*{A. 10 Branch Conditional to Count Register}

For the case in which the Count Register is decremented and tested (i.e., the case in which \(\mathrm{BO}_{2}=0\) ), POWER specifies only that the branch target address is undefined, with the implication that the Count Register, and the Link Register if LK=1, are updated in the normal way. Power ISA specifies that this instruction form is invalid.

\section*{A. 11 System Call}

There are several respects in which Power ISA is incompatible with POWER for System Call instructions - which in POWER are called Supervisor Call instructions.
■ POWER provides a version of the Supervisor Call instruction (bit \(30=0\) ) that allows instruction fetching to continue at any one of 128 locations. It is used for "fast SVCs". Power ISA provides no such version: if bit 30 of the instruction is 0 the instruction form is invalid.
- POWER provides a version of the Supervisor Call instruction (bits 30:31 = 0b11) that resumes instruction fetching at one location and sets the Link Register to the address of the next instruction. Power ISA provides no such version: bit 31 is a reserved field.
- For POWER, information from the MSR is saved in the Count Register. For Power ISA this information is saved in SRR1.

■ In POWER bits 16:19 and 27:29 of the instruction comprise defined instruction fields or a portion thereof, while in Power ISA these bits comprise reserved fields.

■ In POWER bits 20:26 of the instruction comprise a portion of the SV field, while in Power ISA these bits comprise the LEV field.
- POWER saves the low-order 16 bits of the instruction, in the Count Register. Power ISA does not save them.
- The settings of MSR bits by the associated interrupt differ between POWER and Power ISA; see POWER Processor Architecture and Book III.

\section*{A. 12 Fixed-Point Exception Register (XER)}

Bits 48:55 of the XER are reserved in Power ISA, while in POWER the corresponding bits (16:23) are defined and contain the comparison byte for the Iscbx instruction (which Power ISA lacks).

\section*{A. 13 Update Forms of Storage Access Instructions}

Power ISA requires that RA not be equal to either RT (fixed-point Load only) or 0 . If the restriction is violated the instruction form is invalid. POWER permits these cases, and simply avoids saving the EA.

\section*{A. 14 Multiple Register Loads}

Power ISArequires that RA, and RB if present in the instruction format, not be in the range of registers to be loaded, while POWER permits this and does not alter RA or RB in this case. (The Power ISA restriction applies even if \(\mathrm{RA}=0\), although there is no obvious benefit to the restriction in this case since RA is not used to compute the effective address if \(\mathrm{RA}=0\).) If the Power ISA restriction is violated, either the system illegal instruction error handler is invoked or the results are boundedly undefined. The instructions affected are:
```

Imw (Im in POWER)
Iswi (Isi in POWER)
Iswx (Isx in POWER)

```

For example, an Imw instruction that loads all 32 registers is valid in POWER but is an invalid form in Power ISA.

\section*{A. 15 Load/Store Multiple Instructions}

There are two respects in which Power ISA is incompatible with POWER for Load Multiple and Store Multiple instructions.

■ If the EA is not word-aligned, in Power ISA either an Alignment exception occurs or the addressed bytes are loaded, while in POWER an Alignment interrupt occurs if \(\mathrm{MSR}_{\mathrm{AL}}=1\) (the low-order two bits of the EA are ignored if \(\mathrm{MSR}_{\mathrm{AL}}=0\) ).

■ In Power ISA the instruction may be interrupted by a system-caused interrupt, while in POWER the instruction cannot be thus interrupted.

\section*{A. 16 Move Assist Instructions}

There are several respects in which Power ISA is incompatible with POWER for Move Assist instructions.
- In Power ISA an Iswx instruction with zero length leaves the contents of \(R T\) undefined (if \(R T \neq R A\) and \(R T \neq R B\) ) or is an invalid instruction form (if \(R T=R A\) or \(\mathrm{RT}=\mathrm{RB}\) ), while in POWER the corresponding instruction (Isx) is a no-op in these cases.
- In Power ISA an Iswx instruction with zero length may alter the Reference bit, and a stswx instruction with zero length may alter the Reference and Change bits, while in POWER the corresponding instructions (Isx and stsx) do not alter the Reference and Change bits in this case.
■ In Power ISA a Move Assist instruction may be interrupted by a system-caused interrupt, while in POWER the instruction cannot be thus interrupted.

\section*{A. 17 Move To/From SPR}

There are several respects in which Power ISA is incompatible with POWER for Move To/From Special Purpose Register instructions.
■ The SPR field is ten bits long in Power ISA, but only five in POWER (see also Section A.3, "Reserved Fields in Instructions").
■ mfspr can be used to read the Decrementer in problem state in POWER, but only in privileged state in Power ISA.
- If the SPR value specified in the instruction is not one of the defined values, POWER behaves as follows.
- If the instruction is executed in problem state and \(S P R_{0}=1\), a Privileged Instruction type Program interrupt occurs. No architected registers are altered except those set by the interrupt.
- Otherwise no architected registers are altered.

In this same case, Power ISA behaves as follows.
- If the instruction is executed in problem state and \(\mathrm{spr}_{0}=1\), either an Illegal Instruction type Program interrupt or a Privileged Instruction type Program interrupt occurs. No architected
registers are altered except those set by the interrupt.
- Otherwise either an Illegal Instruction type Program interrupt occurs (in which case no architected registers are altered except those set by the interrupt) or the results are boundedly undefined (or possibly undefined, for mtspr; see Book III).

\section*{A. 18 Effects of Exceptions on FPSCR Bits FR and FI}

For the following cases, POWER does not specify how FR and FI are set, while Power ISA preserves them for Invalid Operation Exception caused by a Compare instruction, sets FI to 1 and FR to an undefined value for disabled Overflow Exception, and clears them otherwise.
■ Invalid Operation Exception (enabled or disabled)
- Zero Divide Exception (enabled or disabled)
- Disabled Overflow Exception

\section*{A. 19 Store Floating-Point Single Instructions}

There are several respects in which Power ISA is incompatible with POWER for Store Floating-Point Single instructions.
- POWER uses FPSCR \({ }_{\text {UE }}\) to help determine whether denormalization should be done, while Power ISA does not. Using FPSCR incorrect: if FPSCR \({ }_{\text {UE }}=1\) and a denormalized sin-gle-precision number is copied from one storage location to another by means of Ifs followed by stfs, the two "copies" may not be the same.
- For an operand having an exponent that is less than 874 (unbiased exponent less than -149), POWER stores a zero (if FPSCR \(_{U E}=0\) ) while Power ISA stores an undefined value.

\section*{A. 20 Move From FPSCR}

POWER defines the high-order 32 bits of the result of mffs to be 0xFFFF_FFFF, while Power ISA specifies that they are undefined.

\section*{A. 21 Zeroing Bytes in the Data Cache}

The \(\boldsymbol{d c l} \boldsymbol{z}\) instruction of POWER and the \(\boldsymbol{d} \boldsymbol{c} \boldsymbol{b} \boldsymbol{z}\) instruction of Power ISA have the same opcode. However, the functions differ in the following respects.
■ dclz clears a line while dcbz clears a block.
- dclz saves the EA in RA (if RA \(\neq 0\) ) while \(\boldsymbol{d} \boldsymbol{c} \boldsymbol{b} \boldsymbol{z}\) does not.
- \(\boldsymbol{d c} \boldsymbol{l} \boldsymbol{z}\) is privileged while \(\boldsymbol{d c b z}\) is not.

\section*{A. 22 Synchronization}

The Synchronize instruction (called dcs in POWER) and the isync instruction (called ics in POWER) cause more pervasive synchronization in Power ISA than in POWER. However, unlike dcs, Synchronize does not wait until data cache block writes caused by preceding instructions have been performed in main storage. Also, Synchronize has an L field while des does not, and some uses of the instruction by the operating system require \(\mathrm{L}=2<\mathrm{S}>\). (The L field corresponds to reserved bits in dcs and hence is expected to be zero in POWER programs; see Section A.3.)

\section*{A. 23 Move To Machine State Register Instruction}

The mtmsr instruction has an \(L\) field in Power ISA but not in POWER. The function of the variant of mtmsr with \(L=1\) differs from the function of the instruction in the POWER architecture in the following ways.
- In Power ISA, this variant of mtmsr modifies only the EE and RI bits of the MSR, while in the POWER mtmsr modifies all bits of the MSR.
■ This variant of mtmsr is execution synchronizing in Power ISA but is context synchronizing in POWER. (The POWER architecture lacks Power ISA's distinction between execution synchronization and context synchronization. The statement in the POWER architecture specification that mtmsr is "synchronizing" is equivalent to stating that the instruction is context synchronizing.)

Also, mtmsr is optional in Power ISA but required in POWER.

\section*{A. 24 Direct-Store Segments}

POWER's direct-store segments are not supported in Power ISA.

\section*{A. 25 Segment Register Manipulation Instructions}

\footnotetext{
The definitions of the four Segment Register Manipulation instructions mtsr, mtsrin, mfsr, and mfsrin differ in two respects between POWER and Power ISA. Instructions similar to mtsrin and mfsrin are called \(\boldsymbol{m} \boldsymbol{t s r i}\) and \(\boldsymbol{m} \boldsymbol{f} \boldsymbol{s r i}\) in POWER.
}
privilege: \(\quad \boldsymbol{m f s r}\) and \(\boldsymbol{m f s r i}\) are problem state instructions in POWER, while mfsr and mfsrin are privileged in Power ISA.
function: the "indirect" instructions (mtsri and \(\boldsymbol{m f s r i}\) ) in POWER use an RA register in computing the Segment Register number, and the computed EA is stored into RA (if \(R A \neq 0\) and \(R A \neq R T\) ), while in Power ISA mtsrin and mfsrin have no RA field and the EA is not stored.
\(\boldsymbol{m t s r}, \boldsymbol{m t s r i n}\) (mtsri), and mfsr have the same opcodes in Power ISA as in POWER. mfsri (POWER) and mfsrin (Power ISA) have different opcodes.

Also, the Segment Register Manipulation instructions are required in POWER whereas they are optional in Power ISA.

\section*{A. 26 TLB Entry Invalidation}

The \(\boldsymbol{t l b i}\) instruction of POWER and the tlbie instruction of Power ISA have the same opcode. However, the functions differ in the following respects.
- tlbi computes the EA as \((R A \mid 0)+(R B)\), while tlbie lacks an RA field and computes the EA and related information as (RB).
- tlbi saves the EA in RA (if RA \(\neq 0\) ), while tlbie lacks an RA field and does not save the EA.
- For tlbi the high-order 36 bits of RB are used in computing the EA, while for tlbie these bits contain additional information that is not directly related to the EA.
- tlbie has an L field, while tlbi does not.

Also, tlbi is required in POWER whereas tlbie is optional in Power ISA.

\section*{A. 27 Alignment Interrupts}

Placing information about the interrupting instruction into the DSISR and the DAR when an Alignment interrupt occurs is optional in Power ISA but required in POWER.

\section*{A. 28 Floating-Point Interrupts}

POWER uses MSR bit 20 to control the generation of interrupts for floating-point enabled exceptions, and Power ISA uses the corresponding MSR bit, bit 52, for the same purpose. However, in Power ISA this bit is part of a two-bit value that controls the occurrence, precision, and recoverability of the interrupt, while in POWER this bit is used independently to control the occurrence of the interrupt (in POWER all floating-point interrupts are precise).

\section*{A. 29 Timing Facilities}

\section*{A.29.1 Real-Time Clock}

The POWER Real-Time Clock is not supported in Power ISA. Instead, Power ISA provides a Time Base. Both the RTC and the TB are 64-bit Special Purpose Registers, but they differ in the following respects.
■ The RTC counts seconds and nanoseconds, while the TB counts "ticks". The ticking rate of the TB is implementation-dependent.
- The RTC increments discontinuously: 1 is added to RTCU when the value in RTCL passes 999_999_999. The TB increments continuously: 1 is added to TBU when the value in TBL passes \(0 x F F F F\) FFFFF.
- The RTC is written and read by the mtspr and mfspr instructions, using SPR numbers that denote the RTCU and RTCL. The TB is written and read by the same instructions using different SPR numbers.
■ The SPR numbers that denote POWER's RTCL and RTCU are invalid in Power ISA.
- The RTC is guaranteed to increment at least once in the time required to execute ten Add Immediate instructions. No analogous guarantee is made for the TB.
■ Not all bits of RTCL need be implemented, while all bits of the TB must be implemented.

\section*{A.29.2 Decrementer}

The Power ISA Decrementer differs from the POWER Decrementer in the following respects.
■ The Power ISA DEC decrements at the same rate that the TB increments, while the POWER DEC decrements every nanosecond (which is the same rate that the RTC increments).
- Not all bits of the POWER DEC need be implemented, while all bits of the Power ISA DEC must be implemented.
■ The interrupt caused by the DEC has its own interrupt vector location in Power ISA, but is considered an External interrupt in POWER.

\section*{A. 30 Deleted Instructions}

The following instructions are part of the POWER Architecture but have been dropped from the Power ISA.
\begin{tabular}{|c|c|}
\hline abs & Absolute \\
\hline clcs & Cache Line Compute Size \\
\hline clf & Cache Line Flush \\
\hline cli \({ }^{*}\) ) & Cache Line Invalidate \\
\hline dclst & Data Cache Line Store \\
\hline div & Divide \\
\hline divs & Divide Short \\
\hline doz & Difference Or Zero \\
\hline dozi & Difference Or Zero Immediate \\
\hline Iscbx & Load String And Compare Byte Indexed \\
\hline maskg & Mask Generate \\
\hline maskir & Mask Insert From Register \\
\hline mfsri & Move From Segment Register Indirect \\
\hline mul & Multiply \\
\hline nabs & Negative Absolute \\
\hline \(\boldsymbol{r a c}{ }^{*}\) ) & Real Address Compute \\
\hline rfi (*) & Return From Interrupt \\
\hline \(r f s v c\) & Return From SVC \\
\hline rlmi & Rotate Left Then Mask Insert \\
\hline rrib & Rotate Right And Insert Bit \\
\hline sle & Shift Left Extended \\
\hline sleq & Shift Left Extended With MQ \\
\hline sliq & Shift Left Immediate With MQ \\
\hline slliq & Shift Left Long Immediate With MQ \\
\hline sllq & Shift Left Long With MQ \\
\hline \(s / q\) & Shift Left With MQ \\
\hline sraiq & Shift Right Algebraic Immediate With MQ \\
\hline sraq & Shift Right Algebraic With MQ \\
\hline sre & Shift Right Extended \\
\hline srea & Shift Right Extended Algebraic \\
\hline sreq & Shift Right Extended With MQ \\
\hline sriq & Shift Right Immediate With MQ \\
\hline srliq & Shift Right Long Immediate With MQ \\
\hline srlq & Shift Right Long With MQ \\
\hline srq & Shift Right With MQ \\
\hline
\end{tabular}
(*) This instruction is privileged.
Note: Many of these instructions use the MQ register. The MQ is not defined in the Power ISA.

\section*{A. 31 Discontinued Opcodes}

The opcodes listed below are defined in the POWER Architecture but have been dropped from the Power ISA. The list contains the POWER mnemonic (MNEM), the primary opcode (PRI), and the extended opcode (XOP) if appropriate. The corresponding instructions are reserved in Power ISA.
\begin{tabular}{lll} 
MNEM & PRI & XOP \\
abs & 31 & 360 \\
clcs & 31 & 531 \\
clf & 31 & 118 \\
cli (*) & 31 & 502 \\
dclst & 31 & 630 \\
div & 31 & 331 \\
divs & 31 & 363 \\
doz & 31 & 264 \\
dozi & 09 & - \\
lscbx & 31 & 277 \\
maskg & 31 & 29 \\
maskir & 31 & 541 \\
mfsri & 31 & 627 \\
mul & 31 & 107 \\
nabs & 31 & 488 \\
rac (*) & 31 & 818 \\
rfi (*) & 19 & 50 \\
rfsvc & 19 & 82 \\
rlmi & 22 & - \\
rrib & 31 & 537 \\
sle & 31 & 153 \\
sleq & 31 & 217 \\
sliq & 31 & 184 \\
slliq & 31 & 248 \\
sllq & 31 & 216 \\
slq & 31 & 152 \\
sraiq & 31 & 952 \\
sraq & 31 & 920 \\
sre & 31 & 665 \\
srea & 31 & 921 \\
sreq & 31 & 729 \\
sriq & 31 & 696 \\
srliq & 31 & 760 \\
srlq & 31 & 728 \\
srq & 31 & 664 \\
srq & &
\end{tabular}
(*) This instruction is privileged.

\section*{Assembler Note}

It might be helpful to current software writers for the Assembler to flag the discontinued POWER instructions.

\section*{A. 32 POWER2 Compatibility}

The POWER2 instruction set is a superset of the POWER instruction set. Some of the instructions added for POWER2 are included in the Power ISA. Those that have been renamed in the Power ISA are listed in this
section, as are the new POWER2 instructions that are not included in the Power ISA.

Other incompatibilities are also listed.

\section*{A.32.1 Cross-Reference for Changed POWER2 Mnemonics}

The following table lists the new POWER2 instruction mnemonics that have been changed in the Power ISA User Instruction Set Architecture, sorted by POWER2 mnemonic.

To determine the Power ISA mnemonic for one of these POWER2 mnemonics, find the POWER2 mnemonic in
the second column of the table: the remainder of the line gives the Power ISA mnemonic and the page on which the instruction is described, as well as the instruction names.

POWER2 mnemonics that have not changed are not listed.
\begin{tabular}{|l|l|l|l|l|}
\hline \multirow{2}{*}{ Page } & \multicolumn{2}{|c|}{ POWER2 } & \multicolumn{2}{c|}{ Power ISA } \\
\cline { 2 - 5 } & Mnemonic & Instruction & Mnemonic & Instruction \\
\hline 126 & fcir[.] & \(\begin{array}{l}\text { Floating Convert Double to Inte- } \\
\text { ger with Round } \\
\text { Floating Convert Double to Inte- } \\
\text { ger with Round to Zero }\end{array}\) & fctiw[.] & Fctiwz[.]
\end{tabular} \(\left.\begin{array}{l}\text { Floating Convert To Integer Word } \\
\text { with round toward Zero }\end{array}\right]\)\begin{tabular}{l} 
fcird
\end{tabular}

\section*{A.32.2 Floating-Point Conversion to Integer}

The fcir and fcirz instructions of POWER2 have the same opcodes as do the fctiw and fctiwz instructions, respectively, of Power ISA. However, the functions differ in the following respects.
- fcir and fcirz set the high-order 32 bits of the target FPR to 0xFFFF_FFFFF, while fctiw and fctiwz set them to an undefined value.
■ Except for enabled Invalid Operation Exceptions, fcir and fcirz set the FPRF field of the FPSCR based on the result, while fctiw and fctiwz set it to an undefined value.
- fcir and fcirz do not affect the VXSNAN bit of the FPSCR, while fctiw and fctiwz do.
- fcir and fcirz set FPSCR \(X_{X X}\) to 1 for certain cases of "Large Operands" (i.e., operands that are too large to be represented as a 32-bit signed fixedpoint integer), while fctiw and fctiwz do not alter it for any case of "Large Operand". (The IEEE standard requires not altering it for "Large Operands".)

\section*{A.32.3 Floating-Point Interrupts}

POWER2 uses MSR bits 20 and 23 to control the generation of interrupts for floating-point enabled exceptions, and Power ISA uses the corresponding MSR bits, bits 52 and 55, for the same purpose. However, in Power ISA these bits comprise a two-bit value that controls the occurrence, precision, and recoverability of the interrupt, while in POWER2 these bits are used independently to control the occurrence (bit 20) and the precision (bit 23) of the interrupt. Moreover, in Power ISA all floating-point interrupts are considered Program interrupts, while in POWER2 imprecise floating-point interrupts have their own interrupt vector location.

\section*{A.32.4 Trace}

The Trace interrupt vector location differs between the two architectures, and there are many other differences.

\section*{A. 33 Deleted Instructions}

The following instructions are new in POWER2 implementations of the POWER Architecture but have been dropped from the Power ISA.
\begin{tabular}{ll} 
Ifq & Load Floating-Point Quad \\
Ifqu & Load Floating-Point Quad with Update
\end{tabular}
\begin{tabular}{ll} 
Ifqux & \begin{tabular}{l} 
Load Floating-Point Quad with Update \\
Indexed
\end{tabular} \\
Ifqx & Load Floating-Point Quad Indexed \\
\(\boldsymbol{s t f q}\) & Store Floating-Point Quad \\
\(\boldsymbol{s t f q u}\) & \begin{tabular}{l} 
Store Floating-Point Quad with Update
\end{tabular} \\
\(\boldsymbol{s t f q u x}\) & \begin{tabular}{l} 
Store Floating-Point Quad with Update \\
Indexed
\end{tabular} \\
stfqx & \begin{tabular}{l} 
Store Floating-Point Quad Indexed
\end{tabular}
\end{tabular}

\section*{A.33.1 Discontinued Opcodes}

The opcodes listed below are new in POWER2 implementations of the POWER Architecture but have been dropped from the Power ISA. The list contains the POWER2 mnemonic (MNEM), the primary opcode (PRI), and the extended opcode (XOP) if appropriate. The corresponding instructions are either illegal or reserved in Power ISA; see Appendix D.
\begin{tabular}{lcc} 
MNEM & PRI & XOP \\
Ifq & 56 & - \\
Ifqu & 57 & - \\
Ifqux & 31 & 823 \\
Ifqx & 31 & 791 \\
stfq & 60 & - \\
stfqu & 61 & - \\
stfqux & 31 & 951 \\
stfqx & 31 & 919
\end{tabular}

\section*{Appendix B. Platform Support Requirements}

As described in Chapter 1 of Book I, the architecture is structured as a collection of categories. Each category is comprised of facilities and/or instructions that together provide a unit of functionality. The Server and Embedded categories are referred to as "special" because all implementations must support at least one of these categories. Each special category, when taken together with the Base category, is referred to as an "environment", and provides the minimum functionality required to develop operating systems and applications.

Every processor implementation supports at least one of the environments, and may also support a set of categories chosen based on the target market for the implementation. To facilitate the development of operating systems and applications for a well-defined purpose or customer set, usually embodied in a unique hardware platform, this appendix documents the association between a platform and the set of categories it requires.
Adding a new platform may permit cost-performance optimization by clearly identifying a unique set of categories. However, this has the potential to fragment the application base. As a result, new platforms will be added only when the optimization benefit clearly outweighs the loss due to fragmentation.

The platform support requirements are documented in Figure 20. An " \(x\) " in a column indicates that the category is required. A " + " in a column indicates that the requirement is being phased in.
\begin{tabular}{|c|c|c|}
\hline Category & Server Platform & Embedded Platform \\
\hline Base & X & X \\
\hline Server & X & \\
\hline Embedded & & x \\
\hline Alternate Time Base & & \\
\hline Cache Specification & & \\
\hline Embedded.Cache Debug & & \\
\hline Embedded.Cache Initialization & & \\
\hline Embedded.Enhanced Debug & & \\
\hline Embedded.External PID & & \\
\hline Embedded.Little-Endian & & \\
\hline Embedded.MMU Type FSL & & * \\
\hline Embedded.Performance Monitor & & \\
\hline Embedded.Processor Control & & \\
\hline Embedded Cache Locking & & \\
\hline External Control & & \\
\hline External Proxy & & \\
\hline Floating-Point Floating-Point.Record & \[
\begin{aligned}
& \mathrm{X} \\
& \mathrm{x}
\end{aligned}
\] & \\
\hline Legacy Move Assist & & \\
\hline Legacy Integer Multiply-Accumulate & & \\
\hline Load/Store Quadword & & \\
\hline Memory Coherence & x & \\
\hline Move Assist & x & \\
\hline Server.Performance Monitor & x & \\
\hline Signal Processing Engine SPE.Embedded Float Scalar Double SPE.Embedded Float Scalar Single SPE.Embedded Float Vector & & \\
\hline Stream & x & \\
\hline Trace & x & \\
\hline Variable Length Encoding & & \\
\hline \begin{tabular}{l}
Vector \\
Vector.Little-Endian
\end{tabular} & \[
+{ }_{+}^{+}
\] & \\
\hline Wait & & \\
\hline 64-Bit & X & \\
\hline \multicolumn{3}{|l|}{1 If the Vector category is supported, Vector.Little-Endian is required on the Server platform.} \\
\hline
\end{tabular}

Figure 20. Platform Support Requirements

\section*{Appendix C. Complete SPR List}

This appendix lists all the Special Purpose Registers in the Power ISA, ordered by SPR number.

I
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{decimal} & SPR \({ }^{1}\) & \multirow[t]{2}{*}{Register Name} & \multicolumn{2}{|l|}{Privileged} & \multirow[t]{2}{*}{Length (bits)} & \multirow[t]{2}{*}{Cat \({ }^{2}\)} \\
\hline & \(\mathbf{s p r}_{5: 9} \mathbf{s p r}_{0: 4}\) & & mtspr & mfspr & & \\
\hline 1 & 0000000001 & XER & no & no & 64 & B \\
\hline 8 & 0000001000 & LR & no & no & 64 & B \\
\hline 9 & 0000001001 & CTR & no & no & 64 & B \\
\hline 18 & 0000010010 & DSISR & yes & yes & 32 & S \\
\hline 19 & 0000010011 & DAR & yes & yes & 64 & S \\
\hline 22 & 0000010110 & DEC & yes & yes & 32 & B \\
\hline 25 & 0000011001 & SDR1 & \(\mathrm{hypv}^{3}\) & yes & 64 & S \\
\hline 26 & 0000011010 & SRR0 & yes & yes & 64 & B \\
\hline 27 & 0000011011 & SRR1 & yes & yes & 64 & B \\
\hline 29 & 0000011101 & AMR & yes & yes & 64 & S \\
\hline 48 & 0000110000 & PID & yes & yes & 32 & E \\
\hline 54 & 0000110110 & DECAR & yes & yes & 32 & E \\
\hline 58 & 0000111010 & CSRR0 & yes & yes & 64 & E \\
\hline 59 & 0000111011 & CSRR1 & yes & yes & 32 & E \\
\hline 61 & 0000111101 & DEAR & yes & yes & 64 & E \\
\hline 62 & 0000111110 & ESR & yes & yes & 32 & E \\
\hline 63 & 0000111111 & IVPR & yes & yes & 64 & E \\
\hline 136 & 0010001000 & CTRL & - & no & 32 & S \\
\hline 152 & 0010011000 & CTRL & yes & - & 32 & S \\
\hline 256 & 0100000000 & VRSAVE & no & no & 32 & V \\
\hline 259 & 0100000011 & SPRG3 & - & no & 64 & B \\
\hline 260-263 & \(01000001 x x\) & SPRG[4-7] & - & no & 64 & E \\
\hline 268 & 0100001100 & TB & - & no & 64 & B \\
\hline 269 & 0100001101 & TBU & - & no & 32 & B \\
\hline 272-275 & 01000 100xx & SPRG[0-3] & yes & yes & 64 & B \\
\hline 276-279 & 01000 101xx & SPRG[4-7] & yes & yes & 64 & E \\
\hline 282 & 0100011010 & EAR & hypv \(^{3}\) & yes & 32 & EC \\
\hline 284 & 0100011100 & TBL & hypv \({ }^{4}\) & - & 32 & B \\
\hline 285 & 0100011101 & TBU & hypv \({ }^{4}\) & - & 32 & B \\
\hline 286 & 0100011110 & TBU40 & hypv & - & 64 & S \\
\hline 286 & 0100011110 & PIR & - & yes & 32 & E \\
\hline 287 & 0100011111 & PVR & - & yes & 32 & B \\
\hline 304 & 0100110000 & HSPRG0 & hypv \(^{3}\) & \(\mathrm{hypv}^{3}\) & 64 & S \\
\hline 304 & 0100110000 & DBSR & yes \(^{5}\) & yes & 32 & E \\
\hline 305 & 0100110001 & HSPRG1 & hypv \(^{3}\) & \(\mathrm{hypv}^{3}\) & 64 & S \\
\hline 306 & 0100110010 & HDSISR & \(h^{\text {hypv }}{ }^{3}\) & \(\mathrm{hypv}^{3}\) & 32 & B \\
\hline 307 & 0100110011 & HDAR & hypv \(^{3}\) & \(\mathrm{hypv}^{3}\) & 64 & B \\
\hline 308 & 0100110100 & DBCR0 & yes & yes & 32 & E \\
\hline 309 & 0100110101 & PURR & hypv \(^{3}\) & yes & 64 & S \\
\hline 309 & 0100110101 & DBCR1 & yes & yes & 32 & E \\
\hline 310 & 0100110110 & HDEC & \(\mathrm{hypv}^{3}\) & yes & 32 & S \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{decimal} & SPR \({ }^{1}\) & \multirow[t]{2}{*}{Register Name} & \multicolumn{2}{|l|}{Privileged} & \multirow[t]{2}{*}{Length (bits)} & \multirow[t]{2}{*}{Cat \({ }^{2}\)} \\
\hline & \(\mathbf{s p r}_{5: 9} \mathbf{s p r}_{0: 4}\) & & mtspr & mfspr & & \\
\hline 310 & 0100110110 & DBCR2 & yes & yes & 32 & E \\
\hline 312 & 0100111000 & RMOR & hypv \(^{3}\) & hypv \(^{3}\) & 64 & S \\
\hline 312 & 0100111000 & IAC1 & yes & yes & 64 & E \\
\hline 313 & 0100111001 & HRMOR & \(h^{\text {hyp }}{ }^{3}\) & \(h^{\text {hypv }}{ }^{3}\) & 64 & S \\
\hline 313 & 0100111001 & IAC2 & yes & yes & 64 & E \\
\hline 314 & 0100111010 & HSRR0 & \(\mathrm{hypv}^{3}\) & \(\mathrm{hypv}^{3}\) & 64 & S \\
\hline 314 & 0100111010 & IAC3 & yes & yes & 64 & E \\
\hline 315 & 0100111011 & HSRR1 & hypv \(^{3}\) & hypv \(^{3}\) & 64 & S \\
\hline 315 & 0100111011 & IAC4 & yes & yes & 64 & E \\
\hline 316 & 0100111100 & DAC1 & yes & yes & 64 & E \\
\hline 317 & 0100111101 & DAC2 & yes & yes & 64 & E \\
\hline 318 & 0100111110 & LPCR & \(\mathrm{hypv}^{3}\) & \(\mathrm{hypv}^{3}\) & 64 & S \\
\hline 318 & 0100111110 & DVC1 & yes & yes & 64 & E \\
\hline 319 & 0100111111 & LPIDR & hypv \(^{3}\) & \(h^{\text {hypv }}{ }^{3}\) & 32 & S \\
\hline 319 & 0100111111 & DVC2 & yes & yes & 64 & E \\
\hline 336 & 0101010000 & TSR & \(\mathrm{yes}^{5}\) & yes & 32 & E \\
\hline 340 & 0101010100 & TCR & yes & yes & 32 & E \\
\hline 400-415 & 01100 1xxxx & IVOR[0-15] & yes & yes & 32 & E \\
\hline 512 & 1000000000 & SPEFSCR & no & no & 32 & SP \\
\hline 526 & 1000001110 & ATB/ATBL & - & no & 64 & ATB \\
\hline 527 & 1000001111 & ATBU & - & no & 32 & ATB \\
\hline 528 & 1000010000 & IVOR32 & yes & yes & 32 & SP \\
\hline 529 & 1000010001 & IVOR33 & yes & yes & 32 & SP \\
\hline 530 & 1000010010 & IVOR34 & yes & yes & 32 & SP \\
\hline 531 & 1000010011 & IVOR35 & yes & yes & 32 & E.PM \\
\hline 532 & 1000010100 & IVOR36 & yes & yes & 32 & E.PC \\
\hline 533 & 1000010101 & IVOR37 & yes & yes & 32 & E.PC \\
\hline 570 & 1000111010 & MCSRR0 & yes & yes & 64 & E \\
\hline 571 & 1000111011 & MCSRR1 & yes & yes & 32 & E \\
\hline 572 & 1000111100 & MCSR & yes & yes & 64 & E \\
\hline 574 & 1000111110 & DSRR0 & yes & yes & 64 & E.ED \\
\hline 575 & 1000111111 & DSRR1 & yes & yes & 32 & E.ED \\
\hline 604 & 1001011100 & SPRG8 & yes & yes & 64 & XSR \\
\hline 605 & 1001011101 & SPRG9 & yes & yes & 64 & XSR \\
\hline 624 & 1001110000 & MAS0 & yes & yes & 32 & E.MF \\
\hline 625 & 1001110001 & MAS1 & yes & yes & 32 & E.MF \\
\hline 626 & 1001110010 & MAS2 & yes & yes & 64 & E.MF \\
\hline 627 & 1001110011 & MAS3 & yes & yes & 32 & E.MF \\
\hline 628 & 1001110100 & MAS4 & yes & yes & 32 & E.MF \\
\hline 630 & 1001110110 & MAS6 & yes & yes & 32 & E.MF \\
\hline 633 & 1001111001 & PID1 & yes & yes & 32 & E.MF \\
\hline 634 & 1001111010 & PID2 & yes & yes & 32 & E.MF \\
\hline 688-691 & 10101 100xx & TLB[0-3]CFG & yes & yes & 32 & E.MF \\
\hline 702 & 1010111110 & EPR & - & yes & 32 & EXP \\
\hline 768-783 & 11000 0xxxx & perf_mon & - & no & 64 & S.PM \\
\hline 784-799 & 11000 1xxxx & perf_mon & yes & yes & 64 & S.PM \\
\hline 896 & 1110000000 & PPR & no & no & 64 & S \\
\hline 924 & 1110011100 & DCBTRL & \(-6\) & yes & 32 & E.CD \\
\hline 925 & 1110011101 & DCBTRH & - 6 & yes & 32 & E.CD \\
\hline 926 & 1110011110 & ICBTRL & -7 & yes & 32 & E.CD \\
\hline 927 & 1110011111 & ICDBTRH & - \({ }^{7}\) & yes & 32 & E.CD \\
\hline 944 & 1110110000 & MAS7 & yes & yes & 32 & E.MF \\
\hline 947 & 1110110011 & EPLC & yes & yes & 32 & E.PD \\
\hline 948 & 1110110100 & EPSC & yes & yes & 32 & E.PD \\
\hline 979 & 1111010011 & ICBDR & - \({ }^{-1}\) & yes & 32 & E.CD \\
\hline 1012 & 1111110100 & MMUCSR0 & yes & yes & 32 & E.MF \\
\hline 1013 & 1111110101 & DABR & \(h^{\text {hyp }}{ }^{3}\) & yes & 64 & S \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{decimal} & SPR \({ }^{1}\) & \multirow[t]{2}{*}{Register Name} & \multicolumn{2}{|l|}{Privileged} & \multirow[t]{2}{*}{Length (bits)} & \multirow[t]{2}{*}{Cat \({ }^{2}\)} \\
\hline & \(\mathbf{s p r}_{5: 9} \mathbf{s p r}_{0: 4}\) & & mtspr & mfspr & & \\
\hline 1015 & 1111110111 & DABRX & hypv \(^{3}\) & yes & 64 & S \\
\hline 1015 & 1111110111 & MMUCFG & yes & yes & 32 & E.MF \\
\hline 1023 & 1111111111 & PIR & - & yes & 32 & S \\
\hline
\end{tabular}
- This register is not defined for this instruction.

1 Note that the order of the two 5-bit halves of the SPR number is reversed.
2 See Section 1.3.5 of Book I.
3 This register is a hypervisor resource, and can be modified by this instruction only in hypervisor state (see Chapter 2 of Book III-S).
4 <S>This register is a hypervisor resource, and can be modified by this instruction only in hypervisor state (see Chapter 2 of Book III-S). <E>This register is privileged.
5 This register cannot be directly written to. Instead, bits in the register corresponding to 1 bits in (RS) can be cleared using mtspr SPR,RS.
6 The register can be written by the dcread instruction.
7 The register can be written by the icread instruction.
All SPR numbers that are not shown above and are not implementation-specific are reserved.

\section*{Appendix D. Illegal Instructions}

With the exception of the instruction consisting entirely of binary \(0 s\), the instructions in this class are available for future extensions of the Power ISA; that is, some future version of the Power ISA may define any of these instructions to perform new functions.
The following primary opcodes are illegal.
\(1,5,6,57,60,61\)
The following primary opcodes have unused extended opcodes. Their unused extended opcodes can be determined from the opcode maps in Appendix F of Book Appendices. All unused extended opcodes are illegal.
\(4,19,30,31,56,58,59,62,63\)
An instruction consisting entirely of binary 0 s is illegal, and is guaranteed to be illegal in all future versions of this architecture.

\section*{Appendix E. Reserved Instructions}

The instructions in this class are allocated to specific purposes that are outside the scope of the Power ISA.

The following types of instruction are included in this class.
1. The instruction having primary opcode 0 , except the instruction consisting entirely of binary Os (which is an illegal instruction; see Section 1.7.2, "Illegal Instruction Class" on page 18) and the extended opcode shown below.

256 Service Processor "Attention"
2. Instructions for the POWER Architecture that have not been included in the Power ISA. These are listed in Section A.31, "Discontinued Opcodes" and Section A.33.1, "Discontinued Opcodes".
3. Implementation-specific instructions used to conform to the Power ISA specification.
4. Any other implementation-dependent instructions that are not defined in the Power ISA.

\section*{Appendix F. Opcode Maps}

This appendix contains tables showing the opcodes and extended opcodes.

For the primary opcode table (Table 3 on page 768), each cell is in the following format.
\begin{tabular}{|lr|}
\hline \begin{tabular}{ll} 
Opcode in \\
Decimal
\end{tabular} & \begin{tabular}{r} 
Opcode in \\
Hexadecimal
\end{tabular} \\
& \begin{tabular}{c} 
Instruction \\
Mnemonic
\end{tabular} \\
& \\
Category & \\
& \begin{tabular}{r} 
Instruction \\
Format
\end{tabular} \\
\hline
\end{tabular}

The category abbreviations are shown on Section 1.3.5 of Book I.

The extended opcode tables show the extended opcode in decimal, the instruction mnemonic, the category, and the instruction format. These tables appear in order of primary opcode within three groups. The first group consists of the primary opcodes that have small extended opcode fields ( \(2-4\) bits), namely 30,58 , and 62. The second group consists of primary opcodes that have 11 -bit extended opcode fields. The third group consists of primary opcodes that have 10-bit extended opcode fields. The tables for the second and third groups are rotated.

In the extended opcode tables several special markings are used.
- A prime (') following an instruction mnemonic denotes an additional cell, after the lowest-numbered one, used by the instruction. For example, subfc occupies cells 8 and 520 of primary opcode 31 , with the former corresponding to \(\mathrm{OE}=0\) and the latter to \(\mathrm{OE}=1\). Similarly, sradi occupies cells 826 and 827 , with the former corresponding to \(\mathrm{sh}_{5}=0\) and the latter to \(\mathrm{sh}_{5}=1\) (the 9 -bit extended opcode 413 , shown on page 85 , excludes the \(\mathrm{sh}_{5}\) bit).
- Two vertical bars ( \((\|)\) are used instead of primed mnemonics when an instruction occupies an entire column of a table. The instruction mnemonic is repeated in the last cell of the column.
- For primary opcode 31, an asterisk (*) in a cell that would otherwise be empty means that the cell is reserved because it is "overlaid", by a fixed-point or Storage Access instruction having only a primary
opcode, by an instruction having an extended opcode in primary opcode 30,58 , or 62 , or by a potential instruction in any of the categories just mentioned. The overlaying instruction, if any, is also shown. A cell thus reserved should not be assigned to an instruction having primary opcode 31. (The overlaying is a consequence of opcode decoding for fixed-point instructions: the primary opcode, and the extended opcode if any, are mapped internally to a 10-bit "compressed opcode" for ease of subsequent decoding.)
■ Parentheses around the opcode or extended opcode mean that the instruction was defined in earlier versions of the Power ISA but is no longer defined in the Power ISA.

■ Curly brackets around the opcode or extended opcode mean that the instruction will be defined in future versions of the Power ISA.
- long is used as filler for mnemonics that are longer than a table cell.

An empty cell, a cell containing only an asterisk, or a cell in which the opcode or extended opcode is parenthesized, corresponds to an illegal instruction.

The instruction consisting entirely of binary 0 s causes the system illegal instruction error handler to be invoked for all members of the POWER family, and this is likely to remain true in future models (it is guaranteed in the Power ISA). An instruction having primary opcode 0 but not consisting entirely of binary 0 s is reserved except for the following extended opcode (instruction bits 21:30).
256 Service Processor "Attention" (Power ISA only)
\begin{tabular}{|c|c|c|c|c|}
\hline Table 3: Prim & es & & & \\
\hline \[
\begin{array}{|ccc}
\hline 0 & \text { Illegal, } \\
\text { Reserved }
\end{array}
\] & 01 & \begin{tabular}{ccc}
2 & & 02 \\
& tdi & \\
64 & & \(D\)
\end{tabular} & \begin{tabular}{|lll|}
\hline 3 & & 03 \\
& twi & \\
\(B\) & & \(D\)
\end{tabular} & \begin{tabular}{l}
See primary opcode 0 extensions on page 767 \\
Trap Doubleword Immediate \\
Trap Word Immediate
\end{tabular} \\
\hline \[
\] & 505 & 06 & \begin{tabular}{|lll}
\hline 7 & mulli & 07 \\
BD & & \\
\hline
\end{tabular} & \begin{tabular}{l}
See Table 7 and Table 8 \\
Multiply Low Immediate
\end{tabular} \\
\hline \begin{tabular}{lll}
\hline 8 & subfic & 08 \\
& & \\
\(B\) & & D
\end{tabular} & 909 & \begin{tabular}{llr}
10 & cmpli & \\
& OA \\
B & & D
\end{tabular} & \begin{tabular}{|ccc|}
\hline 11 & cmpi & OB \\
& & \(D\)
\end{tabular} & \begin{tabular}{l}
Subtract From Immediate Carrying \\
Compare Logical Immediate Compare Immediate
\end{tabular} \\
\hline \begin{tabular}{llr}
12 & & OC \\
& addic & \\
B & & D
\end{tabular} & \[
\begin{array}{lll}
\hline 13 & & 0 \mathrm{D} \\
& \text { addic. } & \\
\mathrm{B} & & \mathrm{D}
\end{array}
\] & \begin{tabular}{lll}
14 & & \\
& addi & \\
B & & D
\end{tabular} & \begin{tabular}{lll}
15 & addis & \\
& & \\
B & & D
\end{tabular} & \begin{tabular}{l}
Add Immediate Carrying \\
Add Immediate Carrying and Record \\
Add Immediate \\
Add Immediate Shifted
\end{tabular} \\
\hline \begin{tabular}{rrr}
16 & bc & 10 \\
B & & B
\end{tabular} & \begin{tabular}{|lll}
17 & & 11 \\
& sc & \\
\(B\) & & SC
\end{tabular} & \begin{tabular}{llr}
18 & & 12 \\
\(B\) & & 1
\end{tabular} & \begin{tabular}{|ccc}
19 & \begin{tabular}{ll} 
CR ops, \\
etc.
\end{tabular} & \\
& & XL
\end{tabular} & Branch Conditional System Call Branch See Table 10 on page 781 \\
\hline \begin{tabular}{lll}
\hline 20 & & \\
& rlwimi & 14 \\
\(B\) & & \(M\)
\end{tabular} & \begin{tabular}{|lll}
21 & & 15 \\
& rlwinm & \\
B & & \(M\)
\end{tabular} & \(22 \quad 16\) & \begin{tabular}{lll}
23 & & 17 \\
& rlwnm & \\
\(B\) & & \(M\)
\end{tabular} & \begin{tabular}{l}
Rotate Left Word Imm. then Mask Insert Rotate Left Word Imm. then AND with Mask \\
Rotate Left Word then AND with Mask
\end{tabular} \\
\hline \begin{tabular}{llr}
\hline 24 & & 18 \\
& ori & \\
B & & D
\end{tabular} & \begin{tabular}{|lll}
25 & & 19 \\
& oris & \\
B & & \(D\)
\end{tabular} & \begin{tabular}{llr}
26 & & 1 A \\
& xori & \\
\(B\) & & \(D\)
\end{tabular} & \begin{tabular}{llr}
27 & xoris & 1 B \\
B & & D
\end{tabular} & \begin{tabular}{l}
OR Immediate \\
OR Immediate Shifted \\
XOR Immediate \\
XOR Immediate Shifted
\end{tabular} \\
\hline \begin{tabular}{llr}
28 & andi. & \\
& 1 C \\
B & & D
\end{tabular} & \begin{tabular}{llr}
29 & andis. & \\
& 1D \\
B & & \(D\)
\end{tabular} & \[
\begin{array}{r}
30 \\
\text { FX Dwd Rot } \\
\text { MD[S] }
\end{array}
\] & \begin{tabular}{ccc}
31 & FX \\
Extended Ops
\end{tabular} & AND Immediate AND Immediate Shifted See Table 4 on page 769 See Table 10 on page 781 \\
\hline \begin{tabular}{lll}
\hline 32 & lwz & 20 \\
& & \\
\(B\) & & D
\end{tabular} & \begin{tabular}{|llr}
33 & Iwzu & 21 \\
\(B\) & & \(D\)
\end{tabular} & \begin{tabular}{lll}
34 & lbz & 22 \\
\(B\) & & \(D\)
\end{tabular} & \begin{tabular}{|lll}
35 & lbzu & 23 \\
\(B\) & & \(D\)
\end{tabular} & \begin{tabular}{l}
Load Word and Zero \\
Load Word and Zero with Update \\
Load Byte and Zero \\
Load Byte and Zero with Update
\end{tabular} \\
\hline \begin{tabular}{llr}
\hline 36 & & 24 \\
& stw & \\
B & & D
\end{tabular} & \begin{tabular}{llr}
37 & stwu & 25 \\
\(B\) & & \(D\)
\end{tabular}\(|\) & \begin{tabular}{llr}
38 & & 26 \\
& stb & \\
B & & \(D\)
\end{tabular} & \begin{tabular}{|lll}
39 & stbu & 27 \\
\(B\) & & D
\end{tabular} & \begin{tabular}{l}
Store Word \\
Store Word with Update \\
Store Byte \\
Store Byte with Update
\end{tabular} \\
\hline \begin{tabular}{|llr|}
\hline 40 & lhz & 28 \\
B & & D
\end{tabular} & \begin{tabular}{llr}
41 & Ihzu & 29 \\
\(B\) & & \(D\)
\end{tabular} & \begin{tabular}{llr}
42 & lha & \(2 A\) \\
\(B\) & & \(D\)
\end{tabular} & \begin{tabular}{|lll}
43 & Ihau & \(2 B\) \\
\(B\) & & \(D\)
\end{tabular} & \begin{tabular}{l}
Load Half and Zero \\
Load Half and Zero with Update \\
Load Half Algebraic \\
Load Half Algebraic with Update
\end{tabular} \\
\hline \begin{tabular}{llr}
\hline 44 & & 2 C \\
& sth & \\
B & & D
\end{tabular} & \begin{tabular}{|llr}
45 & & \(2 D\) \\
& sthu & \\
\(B\) & & \(D\)
\end{tabular} & \begin{tabular}{llr}
46 & Imw & 2 E \\
B & & D
\end{tabular} & \begin{tabular}{llr}
47 & & \(2 F\) \\
& stmw & \\
\(B\) & & \(D\)
\end{tabular} & Store Half Store Half with Update Load Multiple Word Store Multiple Word \\
\hline \begin{tabular}{lll}
\hline 48 & lfs & 30 \\
FP & & \(D\)
\end{tabular} & \begin{tabular}{lll}
49 & Ifsu & 31 \\
FP & & \(D\)
\end{tabular} & \begin{tabular}{lll}
50 & lfd & 32 \\
\(F P\) & & \(D\)
\end{tabular} & \begin{tabular}{lll}
51 & Ifdu & 33 \\
FP & & \(D\)
\end{tabular} & \begin{tabular}{l}
Load Floating-Point Single \\
Load Floating-Point Single with Update \\
Load Floating-Point Double Load Floating-Point Double with Update
\end{tabular} \\
\hline \begin{tabular}{lll}
\hline 52 & & 34 \\
& stfs & \\
FP & & \(D\)
\end{tabular} & \begin{tabular}{llr}
53 & & 35 \\
& stfsu & \\
FP & & \(D\)
\end{tabular} & \begin{tabular}{|lll}
54 & & 36 \\
& stfd & \\
FP & & \(D\)
\end{tabular} & \begin{tabular}{lll}
55 & & 37 \\
& stfdu & \\
FP & & D
\end{tabular} & Store Floating-Point Single Store Floating-Point Single with Update Store Floating-Point Double Store Floating-Point Double with Update \\
\hline \begin{tabular}{lll}
\hline 56 & & 38 \\
& lq & \\
LSQ & & \(D Q\)
\end{tabular} & 57 39 & \begin{tabular}{cc}
58 & \(3 A\) \\
FX DS-form \\
Loads \\
& DS
\end{tabular} & 59 FP Single
Extended Ops
AB & \begin{tabular}{l}
Load Quadword \\
See Table 5 on page 769 \\
See Table 15 on page 785
\end{tabular} \\
\hline 60 3C & 61 3D & \begin{tabular}{ccc}
62 & & \(3 E\) \\
FX DS-form \\
Stores & \\
& & DS
\end{tabular} & \[
\begin{aligned}
& \text { 63 Double } \\
& \text { Fxtended Ops }
\end{aligned}
\] & See Table 6 on page 769 See Table 16 on page 787 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{5}{|l|}{Table 4: Extended opcodes for primary opcode 30 (instruction bits 27:30)} \\
\hline & 00 & 01 & 10 & 11 \\
\hline 00 & \[
\begin{gathered}
0 \\
\text { rldicl } \\
64 \\
\text { MD }
\end{gathered}
\] & \[
\begin{gathered}
1 \\
\text { rldicl' } \\
M D
\end{gathered}
\] & \[
\begin{gathered}
2 \\
\text { rldicr } \\
64 \\
\text { MD }
\end{gathered}
\] & \[
\begin{gathered}
3 \\
\text { rldicr } \\
\\
\text { MD }
\end{gathered}
\] \\
\hline 01 & \[
\begin{gathered}
4 \\
\text { ridic } \\
64 \\
\text { MD }
\end{gathered}
\] & \[
\begin{gathered}
5 \\
\text { rldic' } \\
M D
\end{gathered}
\] & \[
\begin{gathered}
6 \\
\text { rldimi } \\
64 \\
\text { MD }
\end{gathered}
\] & \[
\begin{gathered}
7 \\
\text { rldimi' } \\
\text { MD }
\end{gathered}
\] \\
\hline 10 & \[
\begin{gathered}
8 \\
\text { rldcl } \\
64 \\
\text { MDS }
\end{gathered}
\] & \begin{tabular}{l}
9 \\
rldcr 64 MDS
\end{tabular} & & \\
\hline 11 & & & & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline \multicolumn{2}{|c|}{\begin{tabular}{c} 
Table 5: \\
Extended opcodes for primary opcode 58 \\
(instruction bits 30:31)
\end{tabular}} \\
\hline & \(\mathbf{0}\) & \(\mathbf{1}\) \\
\hline & 0 & 1 \\
\multirow{3}{*}{} & ld & Idu \\
& 64 & 64 \\
& DS & DS \\
\hline & 2 & \\
\multirow{3}{*}{1} & Iwa & \\
& 64 & \\
& DS & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline \multicolumn{2}{|c|}{\begin{tabular}{c} 
Table 6: \\
\multicolumn{2}{|c|}{\begin{tabular}{c} 
Extended opcodes for primary opcode 62 \\
(instruction bits 30:31)
\end{tabular}} \\
\hline
\end{tabular}\(| \mathbf{0}\)} & \(\mathbf{1}\) \\
\hline & 0 & 1 \\
\(\mathbf{0}\) & \(\boldsymbol{s t d}\) & \(\boldsymbol{s t d u}\) \\
& 64 & 64 \\
& DS & DS \\
\hline & 2 \\
& \(\boldsymbol{s t q}\) & \\
\(\mathbf{1}\) & LSQ & \\
& DS & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Tab & 7: (L & Ex & ded & cod & , & ary &  & [Ca & , & a & ] & & bits 21 & ) & & \\
\hline & 000000 & 000001 & 000010 & 000011 & 000100 & 000101 & 000110 & 000111 & 001000 & 001001 & 001010 & 001011 & 001100 & 001101 & 001110 & 001111 \\
\hline 00000 & \[
\begin{array}{|c|}
\hline 0 \\
\text { vaddubm } \\
\mathrm{V} \\
\mathrm{VX}
\end{array}
\] & & \[
\left\lvert\, \begin{gathered}
2 \\
\text { vmaxub } \\
V X
\end{gathered}\right.
\] & & \[
\left\lvert\, V^{\frac{4}{2 r l b}} \mathrm{VX}\right.
\] & & \[
\begin{gathered}
6 \\
\text { vcmpequb } \\
\mathrm{V}
\end{gathered}
\] & & \[
\begin{gathered}
88 \\
\text { vmuloub } \\
V
\end{gathered}
\] & & \[
\begin{gathered}
10 \\
\text { vaddfp } \\
\text { vi }
\end{gathered}
\] & & \[
\begin{gathered}
12 \\
\text { vmrghb }^{2}
\end{gathered}
\] & & \[
\begin{gathered}
14 \\
\text { vpkuhum } \\
V X
\end{gathered}
\] & \\
\hline 00001 & \[
\left\lvert\, \begin{gathered}
64 \\
\text { vadduhm } \\
\mathrm{V}
\end{gathered}\right.
\] & & \[
\begin{gathered}
66 \\
\text { vmaxuh } \\
V
\end{gathered}
\] & & \[
\underset{\mathrm{v}}{\mathrm{vrlh}} \mathrm{VX} \mid
\] & & \[
\begin{array}{|c|}
\hline 70 \\
\text { vcmpequh } \\
V
\end{array}
\] & & \[
\left|\begin{array}{c}
72 \\
\text { vmulouh } \\
\text { V }
\end{array}\right|
\] & & \[
\underset{v^{74}}{\substack{74 \\ \text { vip }}}
\] & & \[
\begin{gathered}
76 \\
v^{7 r g h h} \\
V^{\prime}
\end{gathered}
\] & & \[
\begin{gathered}
78 \\
\text { vpkuwum } \\
\text { VX }
\end{gathered}
\] & \\
\hline 00010 & \[
\begin{gathered}
128 \\
\text { vadduwm } \\
\mathrm{VX}
\end{gathered}
\] & & \[
\begin{gathered}
130 \\
\text { vmaxuw } \\
\text { V } V X \\
\hline
\end{gathered}
\] & & \[
\left\lvert\, \begin{gathered}
132 \\
v^{v r l w} \\
v x
\end{gathered}\right.
\] & &  & & & & & & \[
\begin{gathered}
140 \\
\text { vmrghw } \\
\text { V } \\
\hline
\end{gathered}
\] & & \[
\begin{array}{|c|}
142 \\
\text { vpkuhus } \\
\text { vx }
\end{array}
\] & \\
\hline 00011 & & & & & & & \[
\begin{gathered}
198 \\
\text { vcmpeaff }
\end{gathered}
\] & & & & & & & & \[
\begin{gathered}
206 \\
\text { vpkuwus } \\
V x
\end{gathered}
\] & \\
\hline 00100 & & & \[
\begin{gathered}
258 \\
\mathrm{Vmax} \mathrm{VX} \\
\mathrm{~V}
\end{gathered}
\] & & \[
\begin{array}{|c|}
\hline 260 \\
v^{\text {vslb }} \mathrm{Vx}
\end{array}
\] & & & & \[
\begin{gathered}
264 \\
\text { vmulosb } \\
\mathrm{V}
\end{gathered}
\] & & \[
\stackrel{266}{v r e f p}
\] & & \[
\left\lvert\, \begin{gathered}
268 \\
v^{26 r g / b} \\
V i x
\end{gathered}\right.
\] & & 270
vpkshus
\(V x\) & \\
\hline 00101 & & & \[
\begin{gathered}
322 \\
\text { vmaxsh } \\
\mathrm{V}
\end{gathered}
\] & & \[
\begin{gathered}
324 \\
\mathrm{v} \stackrel{3}{ } / \mathrm{VX} \\
\hline
\end{gathered}
\] & & & & \[
\left|\begin{array}{c}
328 \\
\text { vmulosh } \\
\mathrm{V}
\end{array}\right|
\] & & \[
\begin{gathered}
330 \\
\text { vrsqriefp } \\
\mathrm{V}
\end{gathered}
\] & & \[
\begin{gathered}
332 \\
\text { vimglh }^{2 m X}
\end{gathered}
\] & & \[
\begin{array}{|c|}
334 \\
\text { vpkswus } \\
\text { Vx }
\end{array}
\] & \\
\hline 00110 & \[
\begin{array}{|c|}
\hline 384 \\
\text { vaddcuw } \\
V \\
V
\end{array}
\] & & \[
\begin{gathered}
386 \\
\text { vmaxsw } \\
\text { V VX }
\end{gathered}
\] & & \[
\begin{gathered}
388 \\
\mathrm{Vss} / \mathrm{w} \\
\mathrm{VX}
\end{gathered}
\] & & & & & & \[
\begin{array}{|c|}
\hline 394 \\
\text { vexptefp } \\
\mathrm{V}
\end{array}
\] & & \[
\begin{gathered}
396 \\
v^{39 r g l w} \\
\mathrm{VX}^{\prime}
\end{gathered}
\] & & \[
\begin{array}{|c|}
\hline 398 \\
\text { vpkshss } \\
\text { Vx }
\end{array}
\] & \\
\hline 00111 & & & & & \[
V^{452}{ }^{451}
\] & & \[
\begin{gathered}
454 \\
\text { vcmpgefp } \\
\mathrm{V}
\end{gathered}
\] & & & & \[
\begin{gathered}
458 \\
\text { vlogefp } \\
\mathrm{V}
\end{gathered}
\] & & & & \[
\begin{array}{|c|}
\hline 462 \\
\text { vpkswss } \\
V X
\end{array}
\] & \\
\hline 01000 & \[
\begin{array}{|c|}
\hline 512 \\
\text { vaddubs } \\
\text { V }
\end{array}
\] & & \[
\begin{gathered}
514 \\
\text { vminub }^{\text {Vmin }}
\end{gathered}
\] & & \[
\begin{gathered}
516 \\
v^{\text {virb }} \\
\mathrm{Vx}
\end{gathered}
\] & & \[
\begin{array}{|c|}
\hline 518 \\
\text { vcmpgtub } \\
\mathrm{V}
\end{array}
\] & & \[
\begin{gathered}
520 \\
\text { vmuleub } \\
\text { V }
\end{gathered}
\] & & \[
\begin{gathered}
522 \\
v^{\text {vrfin }} \\
v x
\end{gathered}
\] & & \[
\begin{gathered}
524 \\
\mathrm{~V}^{\text {vspltb }} \mathrm{Vx}
\end{gathered}
\] & & \[
\begin{array}{|c|}
\hline 526 \\
\text { vupkhsb } \\
\text { V }
\end{array}
\] & \\
\hline 01001 & \[
\begin{array}{|c|}
\hline 576 \\
\hline \text { vadduhs } \\
\text { V VX }
\end{array}
\] & & \[
\begin{gathered}
578 \\
\text { vininuh } \\
V
\end{gathered}
\] & &  & & \[
\begin{gathered}
582 \\
\text { vcmpgtuh } \\
\mathrm{VC}
\end{gathered}
\] & & \[
\begin{array}{c|}
584 \\
\text { vmuleuh } \\
\mathrm{V} \\
\mathrm{VX}
\end{array}
\] & & \[
\begin{gathered}
586 \\
v^{v r f i z} \\
V x
\end{gathered}
\] & & \[
\begin{gathered}
588 \\
\text { vsplth } \\
V X
\end{gathered}
\] & & \[
\begin{array}{|c|}
\hline 590 \\
\text { vupkhsh } \\
\text { V }
\end{array}
\] & \\
\hline 01010 & \[
\begin{array}{|c|}
\hline 640 \\
\text { vadduws } \\
\text { V } \\
\hline
\end{array}
\] & & \[
\begin{gathered}
642 \\
\text { vminuw } \\
V \\
V X
\end{gathered}
\] & &  & & \[
\begin{gathered}
646 \\
\text { vcmpgtuw } \\
\mathrm{V}
\end{gathered}
\] & & & & \[
\begin{gathered}
\substack{650 \\
v v_{i p} \\
\mathrm{vx}}
\end{gathered}
\] & & \[
\left\lvert\, \begin{gathered}
652 \\
\text { vspltw } \\
\mathrm{Vx}
\end{gathered}\right.
\] & & \[
\begin{array}{|c|}
\hline 654 \\
\text { vupklsb } \\
\text { V }
\end{array}
\] & \\
\hline 01011 & & & & & \[
\mid V^{708}{ }_{v x}
\] & & \[
\begin{gathered}
710 \\
\text { vompgtip } \\
\mathrm{V}
\end{gathered}
\] & & & & \[
\begin{gathered}
\frac{714}{\text { vrfim }} \mathrm{Vx}
\end{gathered}
\] & & & & \[
\left\lvert\, \begin{aligned}
& \text { vupkish } \\
& \text { V Vx }
\end{aligned}\right.
\] & \\
\hline 01100 & \[
\begin{array}{|c|}
\hline 768 \\
\text { vaddsbs } \\
\text { V }
\end{array}
\] & & \[
\begin{gathered}
770 \\
\text { vminsb } \\
\text { VX }
\end{gathered}
\] & & \[
\begin{gathered}
772 \\
\text { vsrab } \\
\mathrm{Vx}
\end{gathered}
\] & & \[
\begin{gathered}
774 \\
\mathrm{vcmpg}_{\mathrm{Vmb}}
\end{gathered}
\] & & \[
\begin{gathered}
776 \\
\text { vmulesb } \\
\text { V }
\end{gathered}
\] & & \(\stackrel{778}{v / 4 x f_{p}}\) & & \[
\begin{array}{|c|}
\hline 780 \\
\text { vspltisb } \\
\mathrm{VX}
\end{array}
\] & & \[
\begin{gathered}
782 \\
V^{7 p k p x} \\
V x
\end{gathered}
\] & \\
\hline 01101 & \[
\begin{array}{|c|}
\hline 832 \\
\hline \text { vaddshs } \\
\text { V VX }
\end{array}
\] & & \[
\begin{gathered}
834 \\
\text { vminsh } \\
\text { VX }
\end{gathered}
\] & &  & & \[
\begin{array}{c|}
\hline 838 \\
\text { vcmpgtsh } \\
\mathrm{V}
\end{array}
\] & & \[
\begin{gathered}
840 \\
\text { vmulesh } \\
\mathrm{V} \\
\text { Vx }
\end{gathered}
\] & & \[
\begin{gathered}
842 \\
v c s x w f g \\
V
\end{gathered}
\] & & \[
\begin{array}{|c|}
\hline 844 \\
\text { vsplitish } \\
\mathrm{V}
\end{array}
\] & & \[
\begin{array}{|c|}
\hline 846 \\
\text { vupkhpx } \\
\mathrm{V}
\end{array}
\] & \\
\hline 01110 & \[
\begin{array}{|c|}
\hline 896 \\
\text { vaddsws } \\
\mathrm{V} \\
\text { vx }
\end{array}
\] & & \[
\begin{gathered}
898 \\
v_{\mathrm{vminsw}} \mathrm{VX}
\end{gathered}
\] & &  & & \[
\begin{array}{c|}
\hline 922 \\
\mathrm{vcmpg} \mathrm{tsw} \\
\mathrm{VC}
\end{array}
\] & & & & \[
\begin{gathered}
906 \\
\text { vcfpuxws } \\
\mathrm{V} \\
\text { VX }
\end{gathered}
\] & & \[
\begin{gathered}
908 \\
\text { vspltisw } \\
\mathrm{V}
\end{gathered}
\] & & & \\
\hline 01111 & & & & & & & \[
\begin{gathered}
966 \\
\text { vcmpbfg } \\
\text { V }
\end{gathered}
\] & & & & \[
\begin{gathered}
970 \\
\text { vcfpsxws } \\
\mathrm{V}
\end{gathered}
\] & & & & \[
\begin{gathered}
974 \\
\text { vupklpx } \\
\text { V }
\end{gathered}
\] & \\
\hline 10000 & \[
\begin{array}{|c|}
\hline 1024 \\
\text { vsububm } \\
V \\
\hline
\end{array}
\] & & \[
\begin{gathered}
1026 \\
\text { vavgub } \\
\text { vX }
\end{gathered}
\] & &  & & \[
\begin{gathered}
1030 \\
\text { vcmpequb. } \\
\mathrm{V}
\end{gathered}
\] & & & & \[
\begin{gathered}
1034 \\
\text { vmaxfp } \\
\text { V }
\end{gathered}
\] & & \[
\left|\begin{array}{c}
1036 \\
\mathrm{v} \text { vilo } \\
\mathrm{VX}
\end{array}\right|
\] & & & \\
\hline 10001 & \[
\begin{gathered}
1088 \\
\text { vsubuhm } \\
\text { V } \quad V X \\
\hline
\end{gathered}
\] & & \[
\begin{gathered}
1090 \\
\text { vavgub } \\
\text { VX }
\end{gathered}
\] & & \[
\begin{gathered}
1092 \\
v^{\text {vandc }} \\
\hline
\end{gathered}
\] & & \[
\begin{array}{|c|}
\hline 1094 \\
\text { vcmpequh. } \\
\mathrm{V} \\
\hline
\end{array}
\] & & & & \[
\begin{gathered}
1098 \\
\text { vminfp } \\
\text { vx }
\end{gathered}
\] & & \[
\begin{gathered}
1100 \\
\mathrm{v} \stackrel{\text { vsro }}{\mathrm{Vx}}
\end{gathered}
\] & & & \\
\hline 10010 & \[
\left.\begin{array}{|c|}
\hline 1152 \\
\text { vsubuwm } \\
\text { V VX }
\end{array} \right\rvert\,
\] & & \[
\begin{gathered}
1154 \\
\text { vavgub } \\
\text { V }
\end{gathered}
\] & & \[
\begin{gathered}
1156 \\
v^{\text {vor }} \\
\text { Vx }
\end{gathered}
\] & &  & & & & & & & & & \\
\hline 10011 & & & & & \[
\begin{gathered}
1220 \\
v \times N O r \\
v
\end{gathered}
\] & & \[
\begin{gathered}
1222 \\
\text { vempeqtp. } \\
V
\end{gathered}
\] & & & & & & & & & \\
\hline 10100 & & & \[
\begin{gathered}
1282 \\
\text { vavgsb } \\
\text { VX }
\end{gathered}
\] & & \[
\begin{gathered}
1284 \\
v^{v n o r} \\
V x
\end{gathered}
\] & & & & & & & & & & & \\
\hline 10101 & & & \[
\begin{gathered}
1346 \\
\text { vavgsb } \\
\text { V }
\end{gathered}
\] & & & & & & & & & & & & & \\
\hline 10110 & \[
\begin{array}{|c|}
\hline 1408 \\
\text { vsubcuw } \\
V
\end{array}
\] & & \[
\begin{gathered}
1410 \\
\text { vavgsb } \\
\text { VX }
\end{gathered}
\] & & & & & & & & & & & & & \\
\hline 10111 & & & & & & & \[
\begin{array}{c|}
1478 \\
\text { vcmpgefp } \\
\mathrm{V}
\end{array}
\] & & & & & & & & & \\
\hline 11000 & \[
\begin{array}{|c|}
\hline 1536 \\
\text { vsububs } \\
\text { V }
\end{array}
\] & & & & \[
\begin{gathered}
1540 \\
\text { mfvscr }^{\text {mfo }}
\end{gathered}
\] & & \[
\begin{gathered}
1542 \\
\text { vempgtub. } \\
\mathrm{VC}
\end{gathered}
\] & & \[
\left.\begin{array}{|c|}
\hline 1544 \\
\text { vsum4ubs } \\
\mathrm{V} \\
\mathrm{VX}
\end{array} \right\rvert\,
\] & & & & & & & \\
\hline 11001 & \[
\begin{array}{|c}
1600 \\
\text { vsubuhs } \\
\text { V VX }
\end{array}
\] & & & & \[
\begin{gathered}
1604 \\
V^{\text {mtvscr }} \\
V X
\end{gathered}
\] & & \[
\begin{gathered}
1606 \\
\text { vcmpgtuh. } \\
V
\end{gathered}
\] & & \[
\left.\begin{gathered}
1608 \\
\text { vsum4shs } \\
V \\
\text { VX }
\end{gathered} \right\rvert\,
\] & & & & & & & \\
\hline 11010 & \[
\begin{array}{|c|}
\hline 1664 \\
\text { vsubuws } \\
V \quad V X
\end{array}
\] & & & & & & \[
\begin{array}{|c|}
\hline 1670 \\
\text { vcmpgtuw. } \\
\mathrm{V} \\
\hline
\end{array}
\] & & \[
\begin{array}{|c|}
\hline 1672 \\
\text { vsum2sws } \\
\mathrm{V} \quad \mathrm{VX} \\
\hline
\end{array}
\] & & & & & & & \\
\hline 11011 & & & & & & & \[
\begin{array}{c|}
\hline 1734 \\
\text { vcmpgtf. } \\
\mathrm{V}
\end{array}
\] & & & & & & & & & \\
\hline 11100 & \[
\begin{array}{|c|}
\hline 1792 \\
\text { vsubsbs } \\
\text { V VX }
\end{array}
\] & & & & & & \[
\begin{array}{|c|}
\hline 1798 \\
\text { vcmpgtsb. } \\
\mathrm{V} \\
\hline
\end{array}
\] & & \[
\left.\begin{gathered}
1800 \\
\text { vsum4sbs } \\
V \\
V X
\end{gathered} \right\rvert\,
\] & & & & & & & \\
\hline 11101 & \[
\begin{array}{|c|}
\hline 18566 \\
\text { vsubshs } \\
\text { V VX }
\end{array}
\] & & & & & & \[
\begin{array}{|c|}
\hline 1862 \\
\text { vcmpgtsh. } \\
\text { V } \\
\hline
\end{array}
\] & & & & & & & & & \\
\hline 11110 & \[
\begin{array}{|c|}
\hline 1920 \\
\text { vsubsws } \\
\text { V }
\end{array}
\] & & & & & & \[
\begin{gathered}
1926 \\
\text { vcmpgtsw. } \\
\mathrm{VC}
\end{gathered}
\] & & \[
\left.\begin{array}{|c|}
\hline 1928 \\
\text { vsumsws } \\
V \\
V
\end{array} \right\rvert\,
\] & & & & & & & \\
\hline 11111 & & & & & & & \[
\begin{array}{|c|}
\hline 1990 \\
\text { vcmpotp. } \\
\mathrm{V} \\
\hline
\end{array}
\] & & & & & & & & & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Table & e 7 （Lef & －Cent & Ex & ded & 硡 & 崖 & mary & 析 & ， & Ory： & \＆LI & （ & 促 & 兂 & & \\
\hline & 010000 & 010001 & 010010 & 010011 & 010100 & 010101 & 010110 & 010111 & 011000 & 011001 & 011010 & 011011 & 011100 & 011101 & 011110 & 011111 \\
\hline 00000 & \[
\begin{gathered}
16 \\
\text { mulhhwu } \\
\text { LMA XO }
\end{gathered}
\] & \[
\begin{gathered}
17 \\
\text { mulhhwu. } \\
\text { LMA XO }
\end{gathered}
\] & & & & & & & \[
\left\lvert\, \begin{gathered}
24 \\
\text { machhwu } \\
\text { LMO }
\end{gathered}\right.
\] & \[
\begin{gathered}
24 \\
\text { long } \\
\text { LMA XO }
\end{gathered}
\] & & & & & & \\
\hline 00001 & \[
\begin{gathered}
80 \\
\text { mullhw } \\
\text { LMA XO }
\end{gathered}
\] & \[
\begin{gathered}
81 \\
\text { mullhw. } \\
\text { LMA XO }
\end{gathered}
\] & & & & & & & \[
\begin{gathered}
88 \\
\text { machhw } \\
\text { LMA XO }
\end{gathered}
\] & \[
\begin{gathered}
89 \\
\text { machhw. } \\
\text { LMA XO }
\end{gathered}
\] & & & \[
\begin{gathered}
92 \\
\text { nmachhw } \\
\text { LMA XO }
\end{gathered}
\] & \[
\begin{gathered}
93 \\
\text { long } \\
\text { LMA XO }
\end{gathered}
\] & & \\
\hline 00010 & & & & & & & & & \[
\begin{gathered}
152 \\
\text { long } \\
\text { LMA XO }
\end{gathered}
\] & \[
\begin{gathered}
153 \\
\text { long } \\
\text { LMA XO }
\end{gathered}
\] & & & & & & \\
\hline 00011 & & & & & & & & & \[
\begin{gathered}
216 \\
\text { machhws } \\
\text { LMA XO }
\end{gathered}
\] & \[
\begin{gathered}
217 \\
\text { Iong } \\
\text { LMA XO }
\end{gathered}
\] & & & \[
\begin{gathered}
220 \\
\text { Iong } \\
\text { LMA XO } \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
220 \\
\text { long } \\
\text { LMA XO }
\end{gathered}
\] & & \\
\hline 00100 & \[
\underset{\text { LMA }}{272} \begin{gathered}
\text { mulchwu }
\end{gathered}
\] & \[
\left\lvert\, \begin{gathered}
273 \\
\text { mulchwu. } \\
\text { LMA }
\end{gathered}\right.
\] & & & & & & & \[
\begin{gathered}
280 \\
\text { macchwu } \\
\text { LMA XO }
\end{gathered}
\] & \[
\begin{gathered}
281 \\
\text { LMA XO }
\end{gathered}
\] & & & & & & \\
\hline 00101 & \[
\begin{gathered}
336 \\
\text { mulchw } \\
\text { LMA }
\end{gathered}
\] & \[
\begin{gathered}
337 \\
\text { mulchw. } \\
\text { LMA X }
\end{gathered}
\] & & & & & & & \[
\begin{gathered}
344 \\
\text { macchw } \\
\text { LMA XO }
\end{gathered}
\] & \[
\begin{gathered}
345 \\
\text { macchw. }
\end{gathered}
\] & & & \[
\begin{gathered}
348 \\
\text { nmacchw } \\
\text { LMA XO }
\end{gathered}
\] & \[
\begin{gathered}
349 \\
\text { long } \\
\text { LMA XO }
\end{gathered}
\] & & \\
\hline 00110 & & & & & & & & & \[
\begin{gathered}
408 \\
\text { LMA XO }
\end{gathered}
\] & \[
\begin{gathered}
409 \\
\text { LMA XO }
\end{gathered}
\] & & & & & & \\
\hline 00111 & & & & & & & & & \[
\left\lvert\, \begin{gathered}
472 \\
\text { macchws } \\
\text { LMA XO }
\end{gathered}\right.
\] & \[
\begin{gathered}
473 \\
\text { long }
\end{gathered}
\] & & & \[
\begin{gathered}
476 \\
\text { long } \\
\text { LMA XO }
\end{gathered}
\] & \[
\begin{gathered}
477 \\
\text { long }
\end{gathered}
\] & & \\
\hline 01000 & & & & & & & & & & & & & & & & \\
\hline 01001 & & & & & & & & & & & & & & & & \\
\hline 01010 & & & & & & & & & & & & & & & & \\
\hline 01011 & & & & & & & & & & & & & & & & \\
\hline 01100 & \[
\underset{\text { LMA }}{784} \begin{gathered}
78 \\
\text { mullhwu } \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
784 \\
\text { mullhwu. } \\
\text { LMA }
\end{gathered}
\] & & & & & & & \[
\begin{gathered}
792 \\
\text { LMA XO }
\end{gathered}
\] & \[
\begin{gathered}
793 \\
\text { maclhwu. } \\
\text { LMA XO }
\end{gathered}
\] & & & & & & \\
\hline 01101 & \[
\begin{gathered}
848 \\
\text { mullhw } \\
\text { LMA }
\end{gathered}
\] & \[
\begin{gathered}
849 \\
\text { mullhw. } \\
\text { LMA }
\end{gathered}
\] & & & & & & & 856
LMA XO XO & \[
\begin{gathered}
857 \\
\text { LMaclhw. }
\end{gathered}
\] & & & \[
\begin{gathered}
860 \\
\text { nmaclhw } \\
\text { LMA XO }
\end{gathered}
\] & \[
\begin{gathered}
861 \\
\text { nmaclhw. } \\
\text { LMA XO }
\end{gathered}
\] & & \\
\hline 01110 & & & & & & & & & \[
\begin{gathered}
920 \\
\text { long } \\
\text { LMA XO }
\end{gathered}
\] & \[
\begin{gathered}
921 \\
\text { long } \\
\text { LMA XO }
\end{gathered}
\] & & & & & & \\
\hline 01111 & & & & & & & & & \[
\begin{gathered}
984 \\
\text { maclhws } \\
\text { LMA XO }
\end{gathered}
\] & \[
\begin{aligned}
& 985 \\
& \text { maclhws. } \\
& \text { LMA XO }
\end{aligned}
\] & & & \[
\begin{array}{|c|}
\hline 988 \\
\text { long } \\
\text { LMA XO }
\end{array}
\] & \[
\begin{array}{|c|}
\hline 989 \\
\text { long } \\
\text { LMA XO }
\end{array}
\] & & \\
\hline 10000 & \[
\begin{gathered}
1040 \\
\text { long } \\
\text { LMA XO }
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline 1041 \\
\text { long } \\
\text { LMA XO }
\end{array}
\] & & & & & & & \[
\begin{array}{|c|}
\hline 1048 \\
\text { long } \\
\text { LMA XO }
\end{array}
\] & \[
\begin{gathered}
1049 \\
\text { long } \\
\text { LMA XO }
\end{gathered}
\] & & & & & & \\
\hline 10001 & \[
\begin{aligned}
& 1104 \\
& \text { mullhwo. } \\
& \text { LMA XO }
\end{aligned}
\] & \[
\begin{aligned}
& 1105 \\
& \text { mullhwo. } \\
& \text { LMA XO }
\end{aligned}
\] & & & & & & & \[
\begin{gathered}
1112 \\
\text { machhwo } \\
\text { LMA XO }
\end{gathered}
\] & \[
\begin{gathered}
1113 \\
\text { Iong } \\
\text { LMA XO }
\end{gathered}
\] & & & \[
\begin{array}{|c|}
\hline 1116 \\
\text { long } \\
\text { LMA XO }
\end{array}
\] & \[
\begin{gathered}
1117 \\
\text { long } \\
\text { LMA XO }
\end{gathered}
\] & & \\
\hline 10010 & & & & & & & & & \[
\begin{gathered}
1176 \\
\text { long } \\
\text { LMA XO }
\end{gathered}
\] & \[
\begin{gathered}
1177 \\
\text { long } \\
\text { LMA XO }
\end{gathered}
\] & & & & & & \\
\hline 10011 & & & & & & & & & \[
\begin{array}{|c|}
\hline 1240 \\
\text { long } \\
\text { LMA XO }
\end{array}
\] & \[
\begin{gathered}
1241 \\
\text { long } \\
\text { LMA XO }
\end{gathered}
\] & & & \[
\begin{array}{|c|}
\hline 1244 \\
\text { long } \\
\text { LMA XO }
\end{array}
\] & \[
\begin{gathered}
1245 \\
\text { long } \\
\text { LMA XO }
\end{gathered}
\] & & \\
\hline 10100 & & & & & & & & & \[
\begin{array}{|c|}
\hline 1304 \\
\text { long } \\
\text { LMA XO }
\end{array}
\] & \[
\begin{gathered}
1305 \\
\text { long } \\
\text { LMA XO }
\end{gathered}
\] & & & & & & \\
\hline 10101 & & & & & & & & & \[
\begin{gathered}
1368 \\
\text { macchwo } \\
\text { LMA XO }
\end{gathered}
\] & \[
\begin{gathered}
1369 \\
\text { long } \\
\text { LMA XO }
\end{gathered}
\] & & & \[
\begin{array}{|c|}
\hline 1372 \\
\text { long } \\
\text { LMA XO }
\end{array}
\] & \[
\begin{gathered}
1373 \\
\text { long } \\
\text { LMA XO }
\end{gathered}
\] & & \\
\hline 10110 & & & & & & & & & \[
\begin{gathered}
1432 \\
\text { long } \\
\text { LMA XO }
\end{gathered}
\] & \[
\begin{gathered}
1433 \\
\text { Iong } \\
\text { LMA XO }
\end{gathered}
\] & & & & & & \\
\hline 10111 & & & & & & & & & \[
\begin{gathered}
1496 \\
\text { long } \\
\text { LMA XO }
\end{gathered}
\] & \[
\begin{gathered}
1497 \\
\text { long } \\
\text { LMA XO }
\end{gathered}
\] & & & \[
\begin{gathered}
1500 \\
\text { long } \\
\text { LMA XO }
\end{gathered}
\] & \[
\begin{gathered}
1501 \\
\text { long } \\
\text { lMA XO }
\end{gathered}
\] & & \\
\hline 11000 & & & & & & & & & & & & & & & & \\
\hline 11001 & & & & & & & & & & & & & & & & \\
\hline 11010 & & & & & & & & & & & & & & & & \\
\hline 11011 & & & & & & & & & & & & & & & & \\
\hline 11100 & & & & & & & & & \[
\begin{array}{|c|}
\hline 1816 \\
\text { 1ong } \\
\text { LMA XO } \\
\hline
\end{array}
\] & \[
\begin{gathered}
1817 \\
\text { long } \\
\text { LMA XO }
\end{gathered}
\] & & & & & & \\
\hline 11101 & & & & & & & & & \[
\begin{gathered}
1880 \\
\text { maclhwo } \\
\text { LMA XO }
\end{gathered}
\] & \[
\begin{aligned}
& 1881 \\
& \text { maclhwo. } \\
& \text { LMA XO }
\end{aligned}
\] & & & \[
\begin{gathered}
1884 \\
\text { Iong } \\
\text { LMA XO }
\end{gathered}
\] & \[
\begin{gathered}
1885 \\
\text { long } \\
\text { LMA XO }
\end{gathered}
\] & & \\
\hline 11110 & & & & & & & & & \[
\begin{array}{|c|}
\hline 1944 \\
\text { long } \\
\text { LMA XO }
\end{array}
\] & \[
\begin{gathered}
1946 \\
\text { long } \\
\text { LMA XO }
\end{gathered}
\] & & & & & & \\
\hline 11111 & & & & & & & & & \[
\begin{array}{|c|}
\hline 2008 \\
\text { long } \\
\text { LMA XO }
\end{array}
\] & \[
\begin{gathered}
2009 \\
\text { long } \\
\text { LMA XO }
\end{gathered}
\] & & & \[
\begin{array}{|c|}
\hline 2012 \\
\text { long } \\
\text { LMA XO }
\end{array}
\] & \[
\begin{gathered}
2013 \\
\text { long } \\
\text { LMA XO }
\end{gathered}
\] & & \\
\hline
\end{tabular}


Version 2.04
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Tabl & (Rig & ) Ex & ded & pcode & Or & are & docode & [-11 & gory: & a & ] & , & bits 2 & 31) & & \\
\hline & 110000 & 110001 & 110010 & 110011 & 110100 & 110101 & 110110 & 110111 & 111000 & 111001 & 111010 & 111011 & 111100 & 111101 & 111110 & 111111 \\
\hline 00000 & & & & & & & & & & & & & & & & \\
\hline 00001 & & & & & & & & & & & & & & & & \\
\hline 00010 & & & & & & & & & & & & & & & & \\
\hline 00011 & & & & & & & & & & & & & & & & \\
\hline 00100 & & & & & & & & & & & & & & & & \\
\hline 00101 & & & & & & & & & & & & & & & & \\
\hline 00110 & & & & & & & & & & & & & & & & \\
\hline 00111 & & & & & & & & & & & & & & & & \\
\hline 01000 & & & & & & & & & & & & & & & & \\
\hline 01001 & & & & & & & & & & & & & & & & \\
\hline 01010 & & & & & & & & & & & & & & & & \\
\hline 01011 & & & & & & & & & & & & & & & & \\
\hline 01100 & & & & & & & & & & & & & & & & \\
\hline 01101 & & & & & & & & & & & & & & & & \\
\hline 01110 & & & & & & & & & & & & & & & & \\
\hline 01111 & & & & & & & & & & & & & & & & \\
\hline 10000 & & & & & & & & & & & & & & & & \\
\hline 10001 & & & & & & & & & & & & & & & & \\
\hline 10010 & & & & & & & & & & & & & & & & \\
\hline 10011 & & & & & & & & & & & & & & & & \\
\hline 10100 & & & & & & & & & & & & & & & & \\
\hline 10101 & & & & & & & & & & & & & & & & \\
\hline 10110 & & & & & & & & & & & & & & & & \\
\hline 10111 & & & & & & & & & & & & & & & & \\
\hline 11000 & & & & & & & & & & & & & & & & \\
\hline 11001 & & & & & & & & & & & & & & & & \\
\hline 11010 & & & & & & & & & & & & & & & & \\
\hline 11011 & & & & & & & & & & & & & & & & \\
\hline 11100 & & & & & & & & & & & & & & & & \\
\hline 11101 & & & & & & & & & & & & & & & & \\
\hline 11110 & & & & & & & & & & & & & & & & \\
\hline 11111 & & & & & & & & & & & & & & & & \\
\hline
\end{tabular}

Table 8: (Left) Extended opcodes for primary opcode 4 [Category: SP.*] (instruction bits 21:31)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & 000000 & 000001 & 000010 & 000011 & 000100 & 000101 & 000110 & 000111 & 001000 & 001001 & 001010 & 001011 & 001100 & 001101 & 001110 & 001111 \\
\hline 00000 & & & & & & & & & & & & & & & & \\
\hline 00001 & & & & & & & & & & & & & & & & \\
\hline 00010 & & & & & & & & & & & & & & & & \\
\hline 00011 & & & & & & & & & & & & & & & & \\
\hline 00100 & & & & & & & & & & & & & & & & \\
\hline 00101 & & & & & & & & & & & & & & & & \\
\hline 00110 & & & & & & & & & & & & & & & & \\
\hline 00111 & & & & & & & & & & & & & & & & \\
\hline 01000 & \[
\begin{gathered}
512 \\
\text { evaddw } \\
\text { SP EVX }
\end{gathered}
\] & & \[
\begin{gathered}
514 \\
\text { evaddiw } \\
\text { SP EVX }
\end{gathered}
\] & & \[
\begin{array}{|c|}
516 \\
\text { evsubfw } \\
\text { SP } \\
\hline
\end{array}
\] & & \[
\begin{array}{|c|}
518 \\
\text { evsubifw } \\
\text { SP EVX }
\end{array}
\] & & \[
\begin{gathered}
520 \\
\begin{array}{c}
\text { evabs } \\
\text { SP } \\
\hline
\end{array} \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
521 \\
\begin{array}{c}
\text { evneg } \\
\text { SP } \\
\text { EVX }
\end{array}
\end{gathered}
\] & \[
\begin{gathered}
522 \\
\text { evextsb } \\
\text { SP EVX } \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
523 \\
\text { evextsh } \\
\text { SP EVX }
\end{gathered}
\] & \[
\begin{gathered}
524 \\
\left.\begin{array}{c}
52 n+1 w \\
\text { SPP }
\end{array} \right\rvert\,
\end{gathered}
\] & \[
\begin{gathered}
525 \\
\text { evcntlzw } \\
\text { SP } \text { EVX } \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
526 \\
\text { evcntlsw } \\
\text { SP }
\end{gathered}
\] & \[
\begin{gathered}
527 \\
\text { SPrinc } \\
\text { EVX }
\end{gathered}
\] \\
\hline 01001 & & & & & & & & & & & & & & & & \\
\hline 01010 & 640
evfsadd
sp.fv EVX & 641
evssub
sp.fv EVX & & & 644
evfsabs
sp.fv EVX & \[
\begin{gathered}
645 \\
\text { evfsnabs } \\
\text { sp.fv EVX }
\end{gathered}
\] & 646
evfsneg
sp.fv EVX & & 648
evfsmul
sp.fv EVX & 649
evfsdiv
sp.fv EVX & & & 652
long
sp.fv EVX & 653
evfscmplt
sp.fv EVX & 654
long
sp.fv EVX & \\
\hline 01011 &  &  & & & 708
efsabs
sp.fs EVX & \[
\begin{gathered}
709 \\
\text { efsnabs } \\
\text { sp.fs EVX }
\end{gathered}
\] & 710
efsneg
sp.fs EVX & &  &  & & & \[
\begin{gathered}
716 \\
\text { efscmpgt } \\
\text { sp.fs EVX }
\end{gathered}
\] & \[
\left\lvert\, \begin{gathered}
717 \\
\text { efscmplt } \\
\text { sp.fs EVX }
\end{gathered}\right.
\] & \[
\begin{array}{|l|}
\hline 718 \\
\text { efscmpeg } \\
\text { sp.fs EVX }
\end{array}
\] &  \\
\hline 01100 & \[
\begin{gathered}
768 \\
\text { eviddx } \\
\text { SP EVX }
\end{gathered}
\] & \[
\begin{gathered}
769 \\
\text { SPvidd } \\
\text { EVX }
\end{gathered}
\] & \[
\begin{gathered}
770 \\
\text { evidwx }^{\text {evidx }}
\end{gathered}
\] &  & \[
\begin{gathered}
772 \\
\text { evidhx } \\
\text { SP }
\end{gathered}
\] & \[
\begin{gathered}
773 \\
\text { evidh } \\
\text { ep }^{2} \mathrm{EVX}
\end{gathered}
\] & & & \[
\begin{gathered}
776 \\
\text { SP }^{\text {long }} \text { EVX }
\end{gathered}
\] & \[
\begin{gathered}
777 \\
\text { SP }{ }^{\text {long }} \mathrm{EVX}
\end{gathered}
\] & & & \[
\begin{gathered}
780 \\
\text { SP }^{70 n g} \mathrm{EVX}
\end{gathered}
\] & \[
\begin{gathered}
781 \\
\text { SP }{ }^{\text {long }} \mathrm{EVX}
\end{gathered}
\] & \[
\begin{gathered}
782 \\
\text { SP }{ }^{10 n g} \mathrm{EVX}
\end{gathered}
\] & \[
\begin{gathered}
783 \\
\text { SP }^{10 n g} \mathrm{EVX}
\end{gathered}
\] \\
\hline 01101 & & & & & & & & & & & & & & & & \\
\hline 01110 & & & & & & & & & & & & & & & & \\
\hline 01111 & & & & & & & & & & & & & & & & \\
\hline 10000 & & & & \[
\begin{gathered}
1027 \\
\text { evmhessf } \\
\text { SP }
\end{gathered}
\] & & & & \[
\left.\begin{gathered}
1031 \\
\text { evmhossf } \\
\text { SP } \\
\text { EVX }
\end{gathered} \right\rvert\,
\] & \[
\begin{gathered}
1032 \\
\text { long } \\
\text { SP }{ }^{\text {EVX }}
\end{gathered}
\] & \[
\begin{gathered}
\hline 1033 \\
\text { long } \\
\text { SP }{ }^{\text {EVX }}
\end{gathered}
\] & & \[
\begin{gathered}
1035 \\
\text { Iong } \\
\text { IPVX }
\end{gathered}
\] & \[
\begin{gathered}
1036 \\
\text { Iong } \\
\text { SP } \quad \text { EVX }
\end{gathered}
\] & \[
\begin{gathered}
\hline 1037 \\
\text { long } \\
\text { SP }{ }^{\text {EVX }}
\end{gathered}
\] & & \[
\begin{gathered}
1039 \\
\text { SP }{ }^{10 n g} \mathrm{EVX}
\end{gathered}
\] \\
\hline 10001 & & & & & & & & \[
\begin{gathered}
1095 \\
\text { long } \\
\text { IP }{ }^{\text {EVX }}
\end{gathered}
\] & \[
\begin{gathered}
1096 \\
\text { long } \\
\text { SP }{ }^{\mathrm{EVX}}
\end{gathered}
\] & & & & \[
\begin{gathered}
1100 \\
\text { Iong } \\
\text { SP } \\
\text { EVX }
\end{gathered}
\] & \[
\begin{gathered}
1101 \\
\text { long } \\
\text { SP } \stackrel{\text { EVX }}{ }
\end{gathered}
\] & & \[
\begin{array}{|c}
1103 \\
\text { long } \\
\text { SP } \quad \text { EVX }
\end{array}
\] \\
\hline 10010 & & & & & & & & & & & & & & & & \\
\hline 10011 & \[
\begin{array}{|c|}
1216 \\
\text { long } \\
\text { SP } \mathrm{EVX}
\end{array}
\] & \[
\begin{gathered}
1217 \\
\text { SP } \begin{array}{c}
\text { long }
\end{array} \\
\text { EVX }
\end{gathered}
\] & \[
\left.\begin{gathered}
1218 \\
\text { SP } 10 n g \mathrm{EVX}
\end{gathered} \right\rvert\,
\] & \[
\begin{gathered}
1219 \\
\text { SP }{ }^{10 n g} \mathrm{EVX}
\end{gathered}
\] & \[
\begin{gathered}
1220 \\
\text { evmra } \\
\text { ePP }
\end{gathered}
\] & & \[
\begin{gathered}
1222 \\
\text { evdivws } \\
\text { SP EVX }
\end{gathered}
\] & \[
\begin{gathered}
1223 \\
\begin{array}{c}
\text { evdivwu } \\
\text { SP }
\end{array} \text { EVX }
\end{gathered}
\] & \[
\begin{gathered}
1224 \\
\text { SP } 10 n g \\
\text { EVX }
\end{gathered}
\] & \[
\left\lvert\, \begin{gathered}
1225 \\
\text { Iong } \\
\text { SP }{ }^{2} \mathrm{EVX}
\end{gathered}\right.
\] & \[
\begin{gathered}
1226 \\
\text { Iong } \\
\mathrm{EVX}^{2}
\end{gathered}
\] & \[
\begin{gathered}
1227 \\
\text { SP }{ }^{\text {long }} \mathrm{EVX}
\end{gathered}
\] & & & & \\
\hline 10100 & \[
\begin{gathered}
1280 \\
\text { long } \\
\text { SV } \begin{array}{c}
\text { EVX }
\end{array}
\end{gathered}
\] & \[
\begin{gathered}
1281 \\
\text { long } \\
\text { SP } \begin{array}{c}
\text { EVV }
\end{array}
\end{gathered}
\] & & \[
\begin{gathered}
1283 \\
\text { long } \\
\text { SP } \begin{array}{c}
\text { EVX }
\end{array}
\end{gathered}
\] & & \[
\begin{gathered}
1285 \\
\text { long } \\
S P \text { EVX }
\end{gathered}
\] & & \[
\begin{gathered}
1287 \\
\text { long } \\
\text { SP EVX }
\end{gathered}
\] & \[
\begin{gathered}
1288 \\
\text { long } \\
\text { SP EVX }
\end{gathered}
\] & \[
\begin{gathered}
1289 \\
\text { long } \\
\mathrm{SP} \text { EVX }
\end{gathered}
\] & & \[
\begin{gathered}
1291 \\
\text { long } \\
\text { SP } \begin{array}{c}
\text { EVX }
\end{array}
\end{gathered}
\] & \[
\begin{gathered}
1292 \\
\text { long } \\
S P \text { EVX }
\end{gathered}
\] & \[
\begin{gathered}
1293 \\
\text { long } \\
\mathrm{SP} \text { EVX }
\end{gathered}
\] & & \[
\begin{array}{|c|}
\hline 1295 \\
\text { long } \\
\text { SP } \quad \text { EVX }
\end{array}
\] \\
\hline 10101 & \[
\begin{gathered}
1344 \\
\text { long } \\
\text { SP }{ }^{\text {EVX }}
\end{gathered}
\] & \[
\begin{gathered}
1345 \\
\text { SP }{ }^{\text {long }} \mathrm{EVX}
\end{gathered}
\] & & & & & & & \[
\begin{gathered}
1352 \\
\text { long } \\
\text { SVX }
\end{gathered}
\] & \[
\begin{gathered}
1353 \\
\text { long } \\
\text { SP } \left.\begin{array}{c}
\text { EVX }
\end{array} \right\rvert\,
\end{gathered}
\] & & & & & & \\
\hline 10110 & \[
\begin{gathered}
1408 \\
\text { long } \\
\text { SP }{ }^{\text {EVX }}
\end{gathered}
\] & \[
\begin{gathered}
1409 \\
\text { long } \\
\text { SP } \left.\begin{array}{c}
\text { EVX }
\end{array} \right\rvert\,
\end{gathered}
\] & & \[
\begin{gathered}
1411 \\
\text { long } \\
\mathrm{SP} \text { EVX }
\end{gathered}
\] & \[
\begin{gathered}
1412 \\
\text { SP }_{\text {Iong }}{ }_{\mathrm{EVX}}
\end{gathered}
\] & \[
\left\lvert\, \begin{gathered}
1413 \\
\text { long } \\
\text { IP }{ }^{\text {EVV }}
\end{gathered}\right.
\] & & \[
\begin{gathered}
1415 \\
\text { long } \\
S P \text { EVX }
\end{gathered}
\] & \[
\begin{gathered}
1416 \\
\text { long } \\
\text { SVX }
\end{gathered}
\] & \[
\left.\begin{gathered}
1417 \\
\text { long } \\
\text { SP EVX }
\end{gathered} \right\rvert\,
\] & & \[
\begin{gathered}
1419 \\
\text { long } \\
\text { SP EVX }
\end{gathered}
\] & \[
\begin{gathered}
1420 \\
\text { long } \\
\text { SP } \left.\begin{array}{c}
\text { EVX }
\end{array} \right\rvert\,
\end{gathered}
\] & \[
\begin{gathered}
1421 \\
\text { long } \\
\text { SP } \left.\begin{array}{c}
\text { EVX }
\end{array} \right\rvert\,
\end{gathered}
\] & & \[
\begin{gathered}
1423 \\
\text { long } \\
\text { SP EVX }
\end{gathered}
\] \\
\hline 10111 & \[
\begin{array}{|c|c|}
\hline 1472 \\
\text { long } \\
\text { SP EVX }
\end{array}
\] & \[
\begin{gathered}
1473 \\
\text { long } \\
\text { SP }{ }^{\text {EVX }}
\end{gathered}
\] & & & & & & & \[
\begin{gathered}
1480 \\
\text { Iong } \\
\text { SP } \quad \text { EVX }
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline 1481 \\
\text { long } \\
\text { SP } \quad \text { EVX } \\
\hline
\end{array}
\] & & & & & & \\
\hline 11000 & & & & & & & & & & & & & & & & \\
\hline 11001 & & & & & & & & & & & & & & & & \\
\hline 11010 & & & & & & & & & & & & & & & & \\
\hline 11011 & & & & & & & & & & & & & & & & \\
\hline 11100 & & & & & & & & & & & & & & & & \\
\hline 11101 & & & & & & & & & & & & & & & & \\
\hline 11110 & & & & & & & & & & & & & & & & \\
\hline 11111 & & & & & & & & & & & & & & & & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{17}{|c|}{Extended opcodes for primary opcode 4 [Category: SP.*] (instruction bits 21:31)} \\
\hline & 010000 & 010001 & 010010 & 010011 & 010100 & 010101 & 010110 & 010111 & 011000 & 011001 & 011010 & 011011 & 011100 & 011101 & 011110 & 011111 \\
\hline 00000 & & & & & & & & & & & & & & & & \\
\hline 00001 & & & & & & & & & & & & & & & & \\
\hline 00010 & & & & & & & & & & & & & & & & \\
\hline 00011 & & & & & & & & & & & & & & & & \\
\hline 00100 & & & & & & & & & & & & & & & & \\
\hline 00101 & & & & & & & & & & & & & & & & \\
\hline 00110 & & & & & & & & & & & & & & & & \\
\hline 00111 & & & & & & & & & & & & & & & & \\
\hline 01000 & & \[
\begin{gathered}
529 \\
\text { evand } \\
\text { SP EVX }
\end{gathered}
\] & \[
\begin{gathered}
530 \\
\text { evandc } \\
\text { SP } \left.\begin{array}{c}
\text { EVX }
\end{array} \right\rvert\,
\end{gathered}
\] & & & & \[
\begin{gathered}
534 \\
\text { Sevxor } \\
\text { SVX }
\end{gathered}
\] & \[
\begin{gathered}
\begin{array}{c}
535 \\
\text { evor } \\
\text { EVP }
\end{array}
\end{gathered}
\] & \[
\begin{gathered}
536 \\
\text { evnor } \\
\text { SP } \\
\text { EVX }
\end{gathered}
\] & \[
\begin{gathered}
537 \\
\text { eveqv } \\
\text { EVX }
\end{gathered}
\] & & \[
\begin{array}{|c|}
\hline 539 \\
\text { evorc } \\
\text { SP } \\
\text { EVX }
\end{array}
\] & & & \[
\begin{gathered}
542 \\
\begin{array}{c}
5 v n a n d \\
\text { SP }
\end{array} \\
\text { EVX }
\end{gathered}
\] & \\
\hline 01001 & & & & & & & & & & & & & & & & \\
\hline 01010 & \[
\begin{gathered}
656 \\
\text { evfsfui } \\
\text { sp.fv EVX } \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
657 \\
\text { evfscfsi } \\
\text { sp.fv EVX }
\end{gathered}
\] & \[
\begin{array}{c|}
658 \\
\text { evfscfuf } \\
\text { sp.fv EVXX }
\end{array}
\] & \[
\begin{gathered}
659 \\
\text { evfscfsf } \\
\text { sp.fv EVX }
\end{gathered}
\] & \[
\begin{gathered}
660 \\
\text { evfsctui } \\
\text { sp.fv EVX } \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
661 \\
\text { evfsctsi } \\
\text { sp.fv EVX }
\end{gathered}
\] & \[
\begin{gathered}
662 \\
\text { evfsctuf } \\
\text { sp.fv EVX } \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
663 \\
\text { evfsctsf } \\
\text { sp.fv EVX } \\
\hline
\end{gathered}
\] & \[
\begin{array}{|c|}
664 \\
\text { evfsctuiz } \\
\text { sp.fv EVX } \\
\hline
\end{array}
\] & & \[
\begin{gathered}
666 \\
\text { evfsctsiz } \\
\text { sp.fv EVX } \\
\hline
\end{gathered}
\] & & \[
\begin{gathered}
668 \\
\text { eviststgt } \\
\text { sp.fv EVX }
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline 669 \\
\text { evfststlt } \\
\text { sp.fv EVX } \\
\hline
\end{array}
\] & \[
\begin{array}{|c|}
670 \\
\text { evfststeq } \\
\text { sp.fv EVX } \\
\hline
\end{array}
\] & \\
\hline 01011 & \[
\begin{array}{|c|}
\hline 720 \\
\text { efscfui } \\
\text { sp.fs EVX }
\end{array}
\] & 721
efscfsi
sp.fs EVX & 722
efscfuf
sp.fs EVX & 723
efscfsf
sp.fs EVX &  & \[
\begin{gathered}
725 \\
\text { efsctsi } \\
\text { sp.fs EVX }
\end{gathered}
\] &  &  & \[
\begin{gathered}
728 \\
\text { efsctuiz } \\
\text { sp.fs EVX }
\end{gathered}
\] & & \[
\left|\begin{array}{c}
730 \\
\text { efsctsiz } \\
\text { sp.fs EVX }
\end{array}\right|
\] & & \[
\begin{gathered}
732 \\
\text { efststgt } \\
\text { sp.fs EVX }
\end{gathered}
\] & \[
\begin{gathered}
733 \\
\text { efstststlt } \\
\text { sp.fs EVX }
\end{gathered}
\] & \[
\begin{gathered}
734 \\
\text { efststeq } \\
\text { sp.fs EVX }
\end{gathered}
\] & \\
\hline 01100 & \[
\begin{array}{|c|}
\hline 784 \\
\text { evlwhex } \\
\text { SP EVX } \\
\hline
\end{array}
\] & \[
\begin{gathered}
785 \\
\text { evlwhe } \\
\text { EP }
\end{gathered}
\] & & & \[
\begin{array}{|c|}
\hline 788 \\
\text { evlwhoux } \\
\text { SP EVX }
\end{array}
\] & \[
\left\lvert\, \begin{gathered}
789 \\
\text { evlwhou } \\
\text { SP EVX }
\end{gathered}\right.
\] & \[
\begin{aligned}
& 790 \\
& \text { evlwhosx } \\
& \text { SP EVX }
\end{aligned}
\] & \[
\begin{gathered}
791 \\
\text { ev/whos } \\
\text { SP EVX }
\end{gathered}
\] & \[
\begin{gathered}
792 \\
\text { Iong } \\
\text { SP }{ }^{\text {EVX }}
\end{gathered}
\] & \[
\begin{gathered}
793 \\
\text { SP }_{\text {long }}^{\mathrm{EVX}} \\
\hline
\end{gathered}
\] & & & \[
\begin{gathered}
796 \\
\text { TOng } \\
\text { EVX }
\end{gathered}
\] & \[
\begin{gathered}
797 \\
\text { SP } 10 n g \\
\hline
\end{gathered}
\] & & \\
\hline 01101 & & & & & & & & & & & & & & & & \\
\hline 01110 & & & & & & & & & & & & & & & & \\
\hline 01111 & & & & & & & & & & & & & & & & \\
\hline 10000 & & & & & & & & & & & & & & & & \\
\hline 10001 & & & & & & & & & \[
\begin{gathered}
1112 \\
\text { SP } 10 n g \text { EVX }
\end{gathered}
\] & \[
\begin{gathered}
1113 \\
\text { long } \\
\mathrm{SP} \mathrm{EVX}
\end{gathered}
\] & & \[
\begin{array}{|c|}
\hline 1115 \\
\text { long } \\
\text { SP EVX }
\end{array}
\] & & & & \\
\hline 10010 & & & & & & & & & & & & & & & & \\
\hline 10011 & & & & & & & & & & & & & & & & \\
\hline 10100 & & & & & & & & & & & & & & & & \\
\hline 10101 & & & & \[
\begin{gathered}
1363 \\
\text { long } \\
\text { SP }{ }^{2} \mathrm{EVXX}
\end{gathered}
\] & & & & & \[
\begin{gathered}
1368 \\
\text { long } \\
\text { SP }{ }^{\text {EVX }}
\end{gathered}
\] & \[
\begin{gathered}
1369 \\
\text { long } \\
\text { SP EVX }
\end{gathered}
\] & & \[
\begin{array}{c|}
\hline 1371 \\
\text { long } \\
\text { SP } \stackrel{\text { EVX }}{ }
\end{array}
\] & & & & \\
\hline 10110 & & & & & & & & & & & & & & & & \\
\hline 10111 & & & & \[
\begin{gathered}
1491 \\
\text { SP }{ }^{\text {long }} \\
\hline
\end{gathered}
\] & & & & & \[
\begin{gathered}
1496 \\
\text { SP }{ }^{10 n g} \mathrm{EVX}
\end{gathered}
\] & \[
\begin{gathered}
1497 \\
\text { SP }{ }_{\text {long }}^{\text {EVX }}
\end{gathered}
\] & & \[
\begin{gathered}
1499 \\
\text { long } \\
\text { SP }{ }^{2} \text { EVX }
\end{gathered}
\] & & & & \\
\hline 11000 & & & & & & & & & & & & & & & & \\
\hline 11001 & & & & & & & & & & & & & & & & \\
\hline 11010 & & & & & & & & & & & & & & & & \\
\hline 11011 & & & & & & & & & & & & & & & & \\
\hline 11100 & & & & & & & & & & & & & & & & \\
\hline 11101 & & & & & & & & & & & & & & & & \\
\hline 11110 & & & & & & & & & & & & & & & & \\
\hline 11111 & & & & & & & & & & & & & & & & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{17}{|l|}{Table 8 (Right-Center) Extended opcodes for primary opcode 4 [Category: SP.*] (instruction bits 21:31)} \\
\hline & 100000 & 100001 & 100010 & 100011 & 100100 & 100101 & 100110 & 100111 & 101000 & 101001 & 101010 & 101011 & 101100 & 101101 & 101110 & 101111 \\
\hline \multicolumn{17}{|l|}{00000} \\
\hline \multicolumn{17}{|l|}{00001} \\
\hline \multicolumn{17}{|l|}{00010} \\
\hline \multicolumn{17}{|l|}{00011} \\
\hline \multicolumn{17}{|l|}{00100} \\
\hline \multicolumn{17}{|l|}{00101} \\
\hline \multicolumn{17}{|l|}{00110} \\
\hline \multicolumn{17}{|l|}{00111} \\
\hline 01000 & \[
\begin{gathered}
544 \\
\text { evsrwu } \\
\text { SP EVX }
\end{gathered}
\] & \[
\begin{gathered}
545 \\
\begin{array}{c}
\text { evsrws } \\
\text { SP } \\
\text { EVX }
\end{array}
\end{gathered}
\] & \[
\begin{gathered}
546 \\
\text { evswiu } \\
\text { SP EVX }
\end{gathered}
\] & \[
\begin{gathered}
547 \\
\begin{array}{c}
\text { evsrwis } \\
\text { SP EVX }
\end{array}
\end{gathered}
\] & \[
\begin{gathered}
548 \\
\text { SPSSlw } \\
\text { SP } \\
\hline
\end{gathered}
\] & & \[
\begin{gathered}
550 \\
\text { evslwi } \\
\text { SP }{ }^{2} \mathrm{EVX} \\
\hline
\end{gathered}
\] & & \[
\begin{gathered}
552 \\
\text { Sevrlw } \\
\text { SP } \begin{array}{c}
\text { EVX }
\end{array} \\
\hline
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline 553 \\
\text { evsplati } \\
\text { SP EVX } \\
\hline
\end{array}
\] & \[
\begin{gathered}
554 \\
\text { SP }^{\text {evrlwi }} \mathrm{EVX}
\end{gathered}
\] & \[
\begin{gathered}
555 \\
\text { evsplati } \\
\text { SP EVX }
\end{gathered}
\] & \[
\begin{gathered}
5566 \\
\text { SP } \stackrel{10 n g}{\mathrm{EVX}} \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
557 \\
\text { SP } \stackrel{10 n g}{\text { EVX }}
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline 558 \\
\text { SP }{ }^{\text {Ong }} \\
\hline
\end{array}
\] & \[
\begin{gathered}
5599 \\
\text { SP } \left.\quad \begin{array}{c}
\text { EVX } \\
\hline
\end{array}\right)
\end{gathered}
\] \\
\hline \multicolumn{17}{|l|}{01001} \\
\hline \multicolumn{17}{|l|}{01010} \\
\hline 01011 & \[
\left\lvert\, \begin{gathered}
736 \\
\text { efdadd } \\
\text { sp.fdEVX }
\end{gathered}\right.
\] & \[
\begin{gathered}
737 \\
\text { efdsub } \\
\text { sp.fdEVX }
\end{gathered}
\] & \[
\begin{gathered}
738 \\
\text { efdcfuid } \\
\text { sp.fdEVX }
\end{gathered}
\] & \[
\begin{gathered}
739 \\
\text { efdcfsid } \\
\text { sp.fdEVX }
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline 740 \\
\text { efdabs } \\
\text { sp.fdEVX }
\end{array}
\] & \[
\begin{gathered}
741 \\
\text { efdnabs } \\
\text { sp.fdEVX }
\end{gathered}
\] & \[
\begin{gathered}
742 \\
\text { efdneg } \\
\text { sp.fdEVx }
\end{gathered}
\] & & \[
\begin{gathered}
744 \\
\begin{array}{c}
\text { efdmul } \\
\text { sp.fdEVX }
\end{array}
\end{gathered}
\] & \[
\begin{gathered}
745 \\
\text { efddiv } \\
\text { sp.fdEVX }
\end{gathered}
\] & \[
\begin{gathered}
746 \\
\begin{array}{c}
\text { efdctuidz } \\
\text { sp.fdEVX }
\end{array}
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline 747 \\
\hline \text { efdctsidz } \\
\text { sp.fdEVX }
\end{array}
\] & \[
\begin{array}{|c|}
\hline 748 \\
\text { efdcmpgt } \\
\text { sp.fdEVX }
\end{array}
\] & \[
t \left\lvert\, \begin{gathered}
749 \\
\text { efdcmpit } \\
\text { sp.fdEVX }
\end{gathered}\right.
\] & \[
\begin{array}{|l|}
\hline 750 \\
\hline \begin{array}{l}
\text { efdcmpeq } \\
\text { sp.fdEVX }
\end{array} \\
\hline
\end{array}
\] & \[
\begin{gathered}
751 \\
\text { efdcfs } \\
\text { sp.fdEVX }
\end{gathered}
\] \\
\hline 01100 & \[
\begin{gathered}
800 \\
\text { evstddx } \\
\text { SP EVX }
\end{gathered}
\] & \[
\begin{gathered}
801 \\
\text { SPsstdd }^{\text {EVX }}
\end{gathered}
\] & \[
\begin{gathered}
802 \\
\text { evstdwx } \\
\text { SP EVX }
\end{gathered}
\] & \[
\begin{gathered}
803 \\
\text { evstdw } \\
\text { SP EVX }
\end{gathered}
\] & \[
\begin{gathered}
804 \\
\text { evstdhx } \\
\text { SP EVX }
\end{gathered}
\] & \[
\begin{gathered}
805 \\
\text { evstdh } \\
\text { SP } \left.\begin{array}{c}
\text { EVX }
\end{array} \right\rvert\,
\end{gathered}
\] & &  & & & & & & & & \\
\hline \multicolumn{17}{|l|}{01101} \\
\hline \multicolumn{17}{|l|}{01110} \\
\hline \multicolumn{17}{|l|}{01111} \\
\hline 10000 & & & & \[
\begin{gathered}
1059 \\
\text { SP }{ }^{\text {long }} \mathrm{EVX}
\end{gathered}
\] & & & &  & \[
\begin{gathered}
1064 \\
\text { SP }{ }^{\text {Iong }} \text { EVX }
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline 1065 \\
\text { long } \\
\text { SP } \mathrm{EVX}
\end{array}
\] & & \[
\begin{array}{c|}
\hline 1067 \\
\text { long } \\
\text { SP }{ }^{\text {EVX }}
\end{array}
\] & \[
\begin{gathered}
\hline 1068 \\
\text { SP }{ }^{\text {Iong }} \mathrm{EVX}
\end{gathered}
\] & \[
\begin{gathered}
1069 \\
\text { Iong } \\
\text { IPVX }
\end{gathered}
\] & & \[
\begin{gathered}
1071 \\
\text { SP } \stackrel{10 n g}{\text { EVX }}
\end{gathered}
\] \\
\hline 10001 & & & & & & & & \[
\begin{array}{|c|}
\hline 1127 \\
\text { long } \\
\text { SP } \quad \text { EVX }
\end{array}
\] & \[
\begin{gathered}
1128 \\
\text { long } \\
\text { SP }{ }^{\text {EVX }}
\end{gathered}
\] & & & & \[
\begin{gathered}
1132 \\
\text { long } \\
\text { SP }{ }^{\text {EVX }}
\end{gathered}
\] & \[
\left|\begin{array}{c}
1133 \\
\text { Iong } \\
S P \text { EVX }
\end{array}\right|
\] & & \[
\begin{gathered}
1135 \\
\text { long } \\
\text { SP EVX }
\end{gathered}
\] \\
\hline \multicolumn{17}{|l|}{10010} \\
\hline \multicolumn{17}{|l|}{10011} \\
\hline 10100 & & & & & & & & & \[
\begin{gathered}
1320 \\
\text { SP }{ }^{\text {long }} \mathrm{EVX}
\end{gathered}
\] & \[
\left\lvert\, \begin{gathered}
1321 \\
\text { long } \\
\mathrm{SPV}^{2}
\end{gathered}\right.
\] & & \[
\begin{gathered}
1323 \\
\text { long } \\
\text { SP }{ }^{\text {EVX }}
\end{gathered}
\] & \[
\begin{gathered}
{ }^{1324} \\
\text { SP }{ }^{\text {long }} \mathrm{EVX}
\end{gathered}
\] & \[
\left|\begin{array}{c}
1325 \\
\text { Iong } \\
\text { IP EVX }
\end{array}\right|
\] & & \[
\begin{gathered}
{ }^{1327} \\
\text { Iong } \\
\text { EVX }
\end{gathered}
\] \\
\hline \multicolumn{17}{|l|}{10101} \\
\hline 10110 & & & & & & & & & \[
\begin{gathered}
1448 \\
\text { long } \\
\text { SP }{ }^{\text {EVXX }}
\end{gathered}
\] & \[
\begin{gathered}
1449 \\
\text { Iong } \\
\mathrm{SP} \text { EVX }
\end{gathered}
\] & & \[
\begin{gathered}
1451 \\
\text { Iong } \\
\text { SP }_{\text {EVX }}
\end{gathered}
\] & \[
\begin{gathered}
1452 \\
\text { SP }{ }^{10 n g} \mathrm{EVX} \\
\hline
\end{gathered}
\] & \[
\left|\begin{array}{c}
1453 \\
\text { Iong } \\
S P \text { EVX }
\end{array}\right|
\] & &  \\
\hline \multicolumn{17}{|l|}{10111} \\
\hline \multicolumn{17}{|l|}{11000} \\
\hline \multicolumn{17}{|l|}{11001} \\
\hline \multicolumn{17}{|l|}{11010} \\
\hline \multicolumn{17}{|l|}{11011} \\
\hline \multicolumn{17}{|l|}{11100} \\
\hline 11101 & & & & & & & & & & & & & & & & \\
\hline 11110 & & & & & & & & & & & & & & & & \\
\hline 11111 & & & & & & & & & & & & & & & & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Table & e 8 (Rig & ght) Ext & tended & opcode & es for pr & mary & opcode & 4 [Ca & gory: & SP.*] (in & instructio & on bits & 1:31) & & & \\
\hline & 110000 & 110001 & 110010 & 110011 & 110100 & 110101 & 110110 & 110111 & 111000 & 111001 & 111010 & 111011 & 111100 & 111101 & 111110 & 111111 \\
\hline 00000 & & & & & & & & & & & & & & & & \\
\hline 00001 & & & & & & & & & & & & & & & & \\
\hline 00010 & & & & & & & & & & & & & & & & \\
\hline 00011 & & & & & & & & & & & & & & & & \\
\hline 00100 & & & & & & & & & & & & & & & & \\
\hline 00101 & & & & & & & & & & & & & & & & \\
\hline 00110 & & & & & & & & & & & & & & & & \\
\hline 00111 & & & & & & & & & & & & & & & & \\
\hline 01000 & \[
\begin{gathered}
560 \\
\text { evcmpgtu }
\end{gathered}
\]
SP EVX & 561
ecmpgts
SP EVX SP EVX & \begin{tabular}{|c|c|}
\hline 562 \\
evmpltu \\
SP EVX
\end{tabular} & \[
\begin{gathered}
563 \\
\text { evcmplts } \\
\text { SP EVX }
\end{gathered}
\] & \[
\begin{gathered}
564 \\
\text { evcmpeq } \\
\text { SP EVX }
\end{gathered}
\] & & & & & & & & & & & \\
\hline 01001 & & & & & & & & & \[
\begin{array}{|c|}
\hline 632 \\
\text { Sevsel } \\
\text { SP EVS } \\
\hline
\end{array}
\] & \[
\begin{gathered}
633 \\
\begin{array}{c}
63 e^{\prime} \\
\text { evsel }
\end{array} \\
\hline \text { EVS }
\end{gathered}
\] & \[
\begin{gathered}
634, \\
\text { evsel' } \\
\text { SP } \begin{array}{c}
\text { EVS }
\end{array} \\
\hline
\end{gathered}
\] & \[
\begin{array}{|c}
\hline 635 \\
\text { CVSel' } \\
\text { SP } \\
\text { EVS }
\end{array}
\] & \[
\begin{array}{|c|}
\hline 636 \\
\text { evsel', } \\
\text { SP }{ }^{6} \text { EVS }
\end{array}
\] & \[
\begin{gathered}
637 \\
\begin{array}{c}
60 \text { evel' } \\
\text { SP }
\end{array}
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { Evsel, } \\
\text { SP } \\
\text { EVS }
\end{array}
\] & \[
\begin{gathered}
639 \\
\begin{array}{c}
63 e^{\prime} \\
\text { SP }
\end{array}, \\
\text { EVS }
\end{gathered}
\] \\
\hline 01010 & & & & & & & & & & & & & & & & \\
\hline 01011 & \[
\begin{array}{|c|}
\hline 752 \\
\begin{array}{c}
\text { efdcfui } \\
\text { sp.fdEVX }
\end{array} \\
\hline
\end{array}
\] & \[
\begin{gathered}
753 \\
\text { efdcfsi } \\
\text { sp.fdEVX }
\end{gathered}
\] & \[
\begin{gathered}
754 \\
\begin{array}{c}
\text { efdoctuf } \\
\text { sp.fdEVX }
\end{array}
\end{gathered}
\] & \[
\begin{gathered}
755 \\
\text { efdcfsf } \\
\text { sp.fdEVx }
\end{gathered}
\] & \[
\begin{gathered}
756 \\
\text { efdctui } \\
\text { sp.fdEVX }
\end{gathered}
\] & \[
\begin{gathered}
757 \\
\begin{array}{c}
7 d c t s i \\
\text { sp.fdEVX }
\end{array}
\end{gathered}
\] & \[
\left\lvert\, \begin{gathered}
758 \\
\text { efdctuf } \\
\text { sp.fdEVX }
\end{gathered}\right.
\] & \[
\begin{gathered}
759 \\
\text { efdctsf } \\
\text { sp.fdEVx }
\end{gathered}
\] & \[
\begin{gathered}
760 \\
\text { efdctuiz } \\
\text { sp.fdEVX }
\end{gathered}
\] & & \[
\begin{gathered}
762 \\
\text { efdctsiz } \\
\text { sp.fdEVX }
\end{gathered}
\] & & \[
\begin{array}{|c|}
\hline 764 \\
\text { efftstgt } \\
\text { sp.fdEVX }
\end{array}
\] & \[
\begin{gathered}
765 \\
\text { efdtstlt } \\
\text { sp.fdEVx }
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline 766 \\
\text { efdtsteq } \\
\text { sp.fdEVX }
\end{array}
\] & \\
\hline 01100 & \[
\begin{gathered}
816 \\
\text { evstwhex } \\
\text { SP EVX }
\end{gathered}
\] & \[
\begin{array}{r}
817 \\
\text { evstwhe } \\
\text { SP EVX }
\end{array}
\] & & & \[
\begin{array}{|}
820 \\
\text { evstwhox } \\
\text { SP EVX }
\end{array}
\] & \[
\begin{array}{|c}
821 \\
\text { evstwho } \\
\text { SP EVX }
\end{array}
\] & & & \[
\left|\begin{array}{c}
824 \\
\text { evstwwex } \\
\text { SP EVX }
\end{array}\right|
\] & \[
\begin{gathered}
825 \\
\text { evstwwe } \\
\text { SP EVX } \\
\hline
\end{gathered}
\] & & & \[
\left|\begin{array}{c}
82 \\
\text { evstwox } \\
\text { SP EVX }
\end{array}\right|
\] & \[
\begin{array}{r}
829 \\
\text { evstwoo } \\
\text { SP EVX }
\end{array}
\] & & \\
\hline 01101 & & & & & & & & & & & & & & & & \\
\hline 01110 & & & & & & & & & & & & & & & & \\
\hline 01111 & & & & & & & & & & & & & & & & \\
\hline 10000 & & & & & & & & & & & & & & & & \\
\hline 10001 & & & & \[
\begin{gathered}
1139 \\
\text { SP } 10 n g \text { EVX }
\end{gathered}
\] & & & & & & \[
\begin{gathered}
1145 \\
\text { Iong } \\
\text { SP }{ }^{\text {EVX }}
\end{gathered}
\] & & \[
\begin{array}{|c|}
\hline 1147 \\
\text { long } \\
\text { SP EVX }
\end{array}
\] & & & & \\
\hline 10010 & & & & & & & & & & & & & & & & \\
\hline 10011 & & & & & & & & & & & & & & & & \\
\hline 10100 & & & & & & & & & & & & & & & & \\
\hline 10101 & & & & & & & & & & & & & & & & \\
\hline 10110 & & & & & & & & & & & & & & & & \\
\hline 10111 & & & & & & & & & & & & & & & & \\
\hline 11000 & & & & & & & & & & & & & & & & \\
\hline 11001 & & & & & & & & & & & & & & & & \\
\hline 11010 & & & & & & & & & & & & & & & & \\
\hline 11011 & & & & & & & & & & & & & & & & \\
\hline 11100 & & & & & & & & & & & & & & & & \\
\hline 11101 & & & & & & & & & & & & & & & & \\
\hline 11110 & & & & & & & & & & & & & & & & \\
\hline 11111 & & & & & & & & & & & & & & & & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{17}{|l|}{able 9: (Left) Extended opcodes for primary opcode 19 (instruction bits 21:30)} \\
\hline & 00000 & 00001 & 00010 & 00011 & 00100 & 00101 & 00110 & 00111 & 01000 & 01001 & 01010 & 01011 & 01100 & 01101 & 01110 & 01111 \\
\hline 00000 & \[
\stackrel{0}{\mathrm{mcrf}} \underset{\mathrm{XL}}{ }
\] & & & & & & & & & & & & & & & \\
\hline 00001 & & \[
\begin{gathered}
33 \\
\text { crnor } \\
\mathrm{B} \quad \times \mathrm{L}
\end{gathered}
\] & & & & & \[
\begin{gathered}
38 \\
\text { rfmci } \\
\mathrm{E} \quad X \mathrm{~L} \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\begin{array}{c}
39 \\
\text { rfdi } \\
\text { E.ED }
\end{array} \\
\hline
\end{gathered}
\] & & & & & & & & \\
\hline 00010 & & & & & & & & & & & & & & & & \\
\hline 00011 & & & & & & & & & & & & & & & & \\
\hline 00100 & & \[
\begin{aligned}
& 129 \\
& \text { crandc } \\
& \mathrm{B} \text { XL }
\end{aligned}
\] & & & & & & & & & & & & & & \\
\hline 00101 & & & & & & & & & & & & & & & & \\
\hline 00110 & & \[
\begin{gathered}
193 \\
\text { crror } \\
\mathrm{B} \stackrel{1}{\mathrm{XL}}
\end{gathered}
\] & & & & & \[
\begin{gathered}
198 \\
d n h \\
\text { E.EDXFX }
\end{gathered}
\] & & & & & & & & & \\
\hline 00111 & & \[
\begin{gathered}
225 \\
\text { crnand } \\
\text { B XL }
\end{gathered}
\] & & & & & & & & & & & & & & \\
\hline 01000 & & \[
\begin{gathered}
257 \\
\text { crand } \\
\text { B }
\end{gathered}
\] & & & & & & & & & & & & & & \\
\hline 01001 & & \[
\begin{gathered}
289 \\
c r e q v \\
B \times L
\end{gathered}
\] & & & & & & & & & & & & & & \\
\hline 01010 & & & & & & & & & & & & & & & & \\
\hline 01011 & & & & & & & & & & & & & & & & \\
\hline 01100 & & & & & & & & & & & & & & & & \\
\hline 01101 & & \[
\begin{gathered}
417 \\
\text { crorc } \\
\mathrm{B}
\end{gathered}
\] & & & & & & & & & & & & & & \\
\hline 01110 & & \[
\begin{gathered}
449 \\
\text { cror } \\
B \times L
\end{gathered}
\] & & & & & & & & & & & & & & \\
\hline 01111 & & & & & & & & & & & & & & & & \\
\hline 10000 & & & & & & & & & & & & & & & & \\
\hline 10001 & & & & & & & & & & & & & & & & \\
\hline 10010 & & & & & & & & & & & & & & & & \\
\hline 10011 & & & & & & & & & & & & & & & & \\
\hline 10100 & & & & & & & & & & & & & & & & \\
\hline 10101 & & & & & & & & & & & & & & & & \\
\hline 10110 & & & & & & & & & & & & & & & & \\
\hline 10111 & & & & & & & & & & & & & & & & \\
\hline 11000 & & & & & & & & & & & & & & & & \\
\hline 11001 & & & & & & & & & & & & & & & & \\
\hline 11010 & & & & & & & & & & & & & & & & \\
\hline 11011 & & & & & & & & & & & & & & & & \\
\hline 11100 & & & & & & & & & & & & & & & & \\
\hline 11101 & & & & & & & & & & & & & & & & \\
\hline 11110 & & & & & & & & & & & & & & & & \\
\hline 11111 & & & & & & & & & & & & & & & & \\
\hline
\end{tabular}

Version 2.04
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Table & 9. (Ri & t) E & nded & opcod & for & mary & pcode & 9 & ructio & bits & :30) & & & & & \\
\hline & 10000 & 10001 & 10010 & 10011 & 10100 & 10101 & 10110 & 10111 & 11000 & 11001 & 11010 & 11011 & 11100 & 11101 & 11110 & 11111 \\
\hline 00000 & \[
\mathrm{B}^{\text {bclr }} \mathrm{XL}
\] & & \[
\mathrm{S}_{\stackrel{18}{\mathrm{rfid}}}^{\mathrm{XL}}
\] & & & & & & & & & & & & & \\
\hline 00001 & & & \[
\begin{array}{r}
50 \\
E^{r f i} \times \mathrm{XL}
\end{array}
\] & \[
\mathrm{E}^{\stackrel{51}{f f i}} \mathrm{XL}
\] & & & & & & & & & & & & \\
\hline 00010 & & & \[
\begin{gathered}
(82) \\
\text { rfsvc } \\
\text { XL }
\end{gathered}
\] & & & & & & & & & & & & & \\
\hline 00011 & & & & & & & & & & & & & & & & \\
\hline 00100 & & & & & & & \[
\begin{gathered}
150 \\
i s y n c \\
\mathrm{~B}
\end{gathered}
\] & & & & & & & & & \\
\hline 00101 & & & & & & & & & & & & & & & & \\
\hline 00110 & & & & & & & & & & & & & & & & \\
\hline 00111 & & & & & & & & & & & & & & & & \\
\hline 01000 & & & \[
\begin{gathered}
274 \\
\text { hrfid } \\
\text { S XL }
\end{gathered}
\] & & & & & & & & & & & & & \\
\hline 01001 & & & & & & & & & & & & & & & & \\
\hline 01010 & & & & & & & & & & & & & & & & \\
\hline 01011 & & & & & & & & & & & & & & & & \\
\hline 01100 & & & & & & & & & & & & & & & & \\
\hline 01101 & & & & & & & & & & & & & & & & \\
\hline 01110 & & & & & & & & & & & & & & & & \\
\hline 01111 & & & & & & & & & & & & & & & & \\
\hline 10000 & \[
\begin{gathered}
528 \\
{ }^{5 c c t r} \\
\mathrm{~B} \times \mathrm{L}
\end{gathered}
\] & & & & & & & & & & & & & & & \\
\hline 10001 & & & & & & & & & & & & & & & & \\
\hline 10010 & & & & & & & & & & & & & & & & \\
\hline 10011 & & & & & & & & & & & & & & & & \\
\hline 10100 & & & & & & & & & & & & & & & & \\
\hline 10101 & & & & & & & & & & & & & & & & \\
\hline 10110 & & & & & & & & & & & & & & & & \\
\hline 10111 & & & & & & & & & & & & & & & & \\
\hline 11000 & & & & & & & & & & & & & & & & \\
\hline 11001 & & & & & & & & & & & & & & & & \\
\hline 11010 & & & & & & & & & & & & & & & & \\
\hline 11011 & & & & & & & & & & & & & & & & \\
\hline 11100 & & & & & & & & & & & & & & & & \\
\hline 11101 & & & & & & & & & & & & & & & & \\
\hline 11110 & & & & & & & & & & & & & & & & \\
\hline 11111 & & & & & & & & & & & & & & & & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{17}{|l|}{Table 10: (Left) Extended opcodes for primary opcode 31 (instruction bits 21:30)} \\
\hline & 00000 & 00001 & 00010 & 00011 & 00100 & 00101 & 00110 & 00111 & 01000 & 01001 & 01010 & 01011 & 01100 & 01101 & 01110 & 01111 \\
\hline 00000 & \[
\stackrel{0}{c m p}
\] & & & & \[
B^{t w} X
\] & & \[
\mathrm{v}^{\text {IvsI }} \mathrm{X}
\] & \[
\stackrel{7}{\text { Vvebx }^{2}}
\] & \[
\begin{gathered}
8 \\
\text { subfc } \\
\text { But }
\end{gathered}
\] & \[
\begin{gathered}
9 \\
\text { mulhdu } \\
64 \times O
\end{gathered}
\] & \[
\begin{gathered}
10 \\
\text { addc } \\
\mathrm{Ba}
\end{gathered}
\] & \[
\begin{gathered}
11 \\
\text { mulhwu } \\
\mathrm{B} \times \mathrm{XO}
\end{gathered}
\] & & & \[
\begin{aligned}
& 14 \\
& \text { Res'd } \\
& \text { VLE }
\end{aligned}
\] & \[
\begin{array}{c|}
15 \\
\text { See } \\
\text { Table } 14
\end{array}
\] \\
\hline 00001 & \[
\stackrel{c}{c_{\mathrm{B}}^{32}}
\] & \[
\begin{aligned}
& 33 \\
& \text { Res'd } \\
& \text { VLE }
\end{aligned}
\] & & & & & \[
v^{38}{ }^{38}
\] & \[
\begin{gathered}
39 \\
\text { IVehx } \\
\text { V }
\end{gathered}
\] & \[
\begin{gathered}
40 \\
\mathrm{Bubf} \\
\mathrm{XO}
\end{gathered}
\] & & & & & & \[
\begin{aligned}
& \text { 4éd } \\
& \text { RLes'd } \\
& \text { VLE }
\end{aligned}
\] & \\
\hline 00010 & & & & & \[
{ }_{64}{ }^{68} \mathrm{td} \mathrm{x}
\] & & & \[
\begin{gathered}
71 \\
\text { Ivewx }^{\prime} \\
\mathrm{V}
\end{gathered}
\] & & \[
\begin{array}{|c|}
\hline 73 \\
\text { mulhd } \\
64 \\
\text { XO }
\end{array}
\] & & \[
\begin{array}{|c|}
\hline \text { mulhw } \\
\mathrm{B} \\
\hline
\end{array}
\] & & & \[
\underset{\text { LMA }}{\substack{7 l m z b \\ \text { LM }}}
\] & \\
\hline 00011 & & & & & & & & \[
\begin{gathered}
103 \\
v^{I v x} \mathrm{x}
\end{gathered}
\] & \[
\mathrm{B}^{\mathrm{neg}} \mathrm{XO}
\] & & & & & & & \\
\hline 00100 & & \[
\begin{aligned}
& 129 \\
& \text { Res'd } \\
& \text { VLE }
\end{aligned}
\] & & \[
\begin{aligned}
& 131 \\
& \text { wrtee } \\
& \text { E X }
\end{aligned}
\] & & & \[
\begin{gathered}
134 \\
\text { dcbtst/s } \\
\mathrm{ECL}
\end{gathered}
\] & \[
\begin{gathered}
135 \\
\text { stvebx } \\
\sqrt{x}
\end{gathered}
\] & \[
\begin{array}{|c}
136 \\
\text { subfe } \\
\text { sub } \\
\hline
\end{array}
\] & & \[
\begin{gathered}
\begin{array}{c}
138 \\
\mathrm{~B}^{\text {add }} \\
\hline
\end{array} \mathrm{O} \\
\hline
\end{gathered}
\] & & & & & \\
\hline 00101 & & & & \[
\begin{aligned}
& 163 \\
& \text { wrrteei } \\
& \text { E }
\end{aligned}
\] & & & \[
\begin{gathered}
166 \\
\mathrm{ECL}^{\text {debtls }}
\end{gathered}
\] & \[
\begin{aligned}
& 167 \\
& \text { stvehx } \\
& \text { V }
\end{aligned}
\] & & & & & & & & \\
\hline 00110 & & \[
\begin{aligned}
& 193 \\
& \text { Ress'd } \\
& \text { VLE }
\end{aligned}
\] & & & & & & \[
\begin{gathered}
199 \\
\begin{array}{c}
\text { stvewx } \\
\text { V }
\end{array}
\end{gathered}
\] & \[
\begin{array}{r}
200 \\
\text { subfze } \\
\mathrm{B} \quad \text { XO }
\end{array}
\] & & \[
\begin{gathered}
202 \\
\text { addz } \\
\mathrm{B} \text { XO }
\end{gathered}
\] & & & & \[
\begin{gathered}
206 \\
\text { msgsnd } \\
\text { E.PC } \quad \mathrm{X}
\end{gathered}
\] & \\
\hline 00111 & & \[
\begin{aligned}
& 225 \\
& \text { Res'd } \\
& \text { VLE }
\end{aligned}
\] & & & & & \[
\begin{gathered}
230 \\
\text { icblc } \\
\text { ECL }
\end{gathered}
\] & \[
\begin{gathered}
231 \\
\mathrm{~V}^{s t v x} \mathrm{X}
\end{gathered}
\] & \[
\begin{gathered}
232 \\
\text { subfme } \\
\mathrm{B} \text { XO }
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline 233 \\
\text { mulld } \\
64 \mathrm{XO} \\
\hline
\end{array}
\] & \[
\begin{gathered}
234 \\
\text { addme } \\
\mathrm{B} \times \mathrm{O}
\end{gathered}
\] & \[
\begin{gathered}
235 \\
\text { mullw }
\end{gathered}
\] & & & \[
\begin{gathered}
238 \\
\text { msgcir } \\
\text { m.PC }
\end{gathered}
\] & \\
\hline 01000 & & \[
\begin{aligned}
& 257 \\
& \text { Res'd } \\
& \text { VLE }
\end{aligned}
\] & & \[
\begin{gathered}
259 \\
\mathrm{E} f \mathrm{ffrx} \\
\hline
\end{gathered}
\] & & & \[
\begin{aligned}
& \text { 262, } \\
& \text { Ressd }
\end{aligned}
\] & \[
\begin{gathered}
263 \\
\text { Ivepxi }^{\text {INepl }}
\end{gathered}
\] & & & \[
\begin{gathered}
\mathrm{B}^{2666} \mathrm{XdO}
\end{gathered}
\] & & & & & \\
\hline 01001 & & \[
\begin{aligned}
& 289 \\
& \text { Res'd } \\
& \text { VLE }
\end{aligned}
\] & & \[
\begin{gathered}
\operatorname{mfdrux~}_{\mathrm{E}}^{291}
\end{gathered}
\] & & & & \[
\begin{gathered}
295 \\
\text { Ivepx } \\
\text { E.PD }
\end{gathered}
\] & & & & & & & & \\
\hline 01010 & & & & \[
\begin{gathered}
323 \\
\text { mfdrr } \\
\text { E }
\end{gathered}
\] & & & \[
\begin{gathered}
326 \\
\text { dcread } \\
\text { E.CD }
\end{gathered}
\] & & & & & & & & \[
\begin{gathered}
334 \\
\text { E.PMm } \mathrm{m}
\end{gathered}
\] & \\
\hline 01011 & & & & & & & & \[
\begin{aligned}
& \{359\} \\
& \mid \overrightarrow{T v x}\} \\
& \mathrm{Vx}
\end{aligned}
\] & & & & & & & & \\
\hline 01100 & & & & \[
\underset{\mathrm{E}}{\substack{387 \\ \mathrm{mtdrx} \\ \mathrm{X}}}
\] & & & \[
\underset{\mathrm{ECL}}{\substack{390 \\ \text { dcblc } \\ \mathrm{X}}}
\] & & & & & & & & & \\
\hline 01101 & & \[
\begin{aligned}
& 417 \\
& \text { Res'd } \\
& \text { VLE }
\end{aligned}
\] & & \[
\underset{\mathrm{E}}{\underset{\mathrm{mtdcrux}}{\mathrm{X}}}
\] & & & & & & & & & & & & \\
\hline 01110 & & \[
\begin{aligned}
& 449 \\
& \text { Res'd } \\
& \text { VLE }
\end{aligned}
\] & & \[
\mathrm{E}_{\mathrm{mtdcr}}^{\mathrm{m}} \mathrm{X}
\] & & & \[
\begin{array}{|c|}
\hline 454 \\
\text { dci } \\
\text { E.Cl } \\
\hline
\end{array}
\] & & & \[
\begin{gathered}
457 \\
\text { divdu } \\
64 \\
\hline
\end{gathered}
\] & & \[
\begin{gathered}
459 \\
\text { divwu } \\
\mathrm{B} \quad \times \mathrm{O} \\
\hline
\end{gathered}
\] & & & \[
\begin{gathered}
462 \\
\text { mtpmr } \\
\text { E.PM } \quad \mathrm{x}
\end{gathered}
\] & \\
\hline 01111 & & & & & & & \[
\begin{aligned}
& \text { 486 } \\
& \text { Res'd }
\end{aligned}
\] & \[
\begin{aligned}
& \{487\} \\
& \left.\mathrm{V}^{4 t v x}\right\}
\end{aligned}
\] & & \[
\begin{gathered}
489 \\
64{ }^{\text {divd }} \\
\hline
\end{gathered}
\] & & \[
\begin{gathered}
491 \\
\mathrm{divw} \\
\hline
\end{gathered}
\] & & & & \\
\hline 10000 & \[
\begin{aligned}
& 512 \\
& \text { merxr } \\
& \mathrm{B} \mathrm{X}
\end{aligned}
\] & & & & & & & \[
\begin{aligned}
& \{519\} \\
& \{v \mid x \\
& V^{2} \mathrm{X}
\end{aligned}
\] & \[
\begin{aligned}
& 520 \\
& \text { subfc, } \\
& B \times O
\end{aligned}
\] & \[
\begin{array}{|c|}
\hline 521 \\
\text { mulhdu' } \\
64 X O
\end{array}
\] & \[
\begin{gathered}
522 \\
\text { add' } \\
\mathrm{B} \quad \mathrm{XO}
\end{gathered}
\] & \[
\begin{gathered}
523 \\
\text { mulhwu' } \\
B
\end{gathered}
\] & & & & \\
\hline 10001 & & & & & & & & \[
\begin{aligned}
& \{551\} \\
& V^{\text {Ivx }} \mathrm{X}
\end{aligned}
\] & \[
\begin{aligned}
& 552, \\
& \text { subf } \\
& B \times O
\end{aligned}
\] & & & & & & & \\
\hline 10010 & & & & & & & & & & \[
\begin{array}{|c|}
\hline 585 \\
\text { mulhd, } \\
64 \mathrm{XO} \\
\hline
\end{array}
\] & & \[
\begin{gathered}
587 \\
\text { mulhw }_{\mathrm{X}}
\end{gathered}
\] & & & & \\
\hline 10011 & & & & & & & & & \[
\begin{gathered}
\text { 616, } \\
\text { neg }
\end{gathered}
\] & & & & & & & \\
\hline 10100 & & & & & & & &  & \[
\begin{gathered}
648 \\
\text { subfe, } \\
\text { B XO }
\end{gathered}
\] & & \[
\begin{aligned}
& 650 \\
& \text { adde } \\
& \text { B XO }
\end{aligned}
\] & & & & & \\
\hline 10101 & & & & & & & & \[
\begin{aligned}
& \begin{array}{l}
6679\} \\
\text { stvrX } \\
\mathrm{V}
\end{array}
\end{aligned}
\] & & & & & & & & \\
\hline 10110 & & & & & & & & & \[
\begin{aligned}
& 712 \\
& \text { subfze, } \\
& \text { B XO }
\end{aligned}
\] & & \[
\begin{gathered}
714 \\
\text { addze' } \\
\text { BXO }
\end{gathered}
\] & & & & & \\
\hline 10111 & & & & & & & & & \[
\begin{gathered}
744 \\
\text { subfme } \\
\text { B XO }
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline 745 \\
\text { mulld } \\
64 \\
\text { XO }
\end{array}
\] & \[
\begin{gathered}
746 \\
\text { addme, } \\
\text { B XO }
\end{gathered}
\] & \[
\begin{aligned}
& 747 \\
& \text { mullw, } \\
& \text { BXO }
\end{aligned}
\] & & & & \\
\hline 11000 & & & & & & & & \[
\begin{gathered}
775 \\
\left.\begin{array}{c}
7 v e p x l \\
\text { S.PD }
\end{array}\right]
\end{gathered}
\] & & & \[
\begin{gathered}
778 \\
\text { add } \\
\text { B XO }
\end{gathered}
\] & & & & & \\
\hline 11001 & & & & & & & & \[
\begin{gathered}
807 \\
\text { stvepx } \\
\text { E.PD }
\end{gathered}
\] & & & & & & & & \\
\hline 11010 & & & & & & & & & & & & & & & & \\
\hline 11011 & & & & & & & & & & & & & & & & \\
\hline 11100 & & & & & & & & \[
\begin{gathered}
903 \\
\text { stvlxI }
\end{gathered}
\] & & & & & & & & \\
\hline 11101 & & & & & & & & \[
\begin{gathered}
935 \\
\text { stvrxı } \\
\mathrm{V} \times{ }^{2}
\end{gathered}
\] & & & & & & & & \\
\hline 11110 & & & & & & & \[
\begin{gathered}
966 \\
\mathrm{E.Cl}^{i c i} \\
\mathrm{E}
\end{gathered}
\] & & & \[
\begin{gathered}
969 \\
\text { divdu' } \\
64 \times O
\end{gathered}
\] & & \[
\begin{gathered}
971 \\
\text { divwu' } \\
\text { BXO }
\end{gathered}
\] & & & & \\
\hline 11111 & & & & & & & \[
\begin{gathered}
998 \\
\text { icread } \\
\text { E.CD }
\end{gathered}
\] & & & \[
\begin{gathered}
1001 \\
\text { divd }^{\prime} \\
64 \mathrm{XO} \\
\hline
\end{gathered}
\] & & \[
\begin{gathered}
1003 \\
\text { divW } \\
\mathrm{B} \text { XO }
\end{gathered}
\] & & & & \[
\begin{array}{|c|}
\hline \text { Sll } \\
\text { Table } 14 \\
\hline
\end{array}
\] \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{17}{|l|}{Table 10. (Right) Extended opcodes for primary opcode 31 (instruction bits 21:30)} \\
\hline & 10000 & 10001 & 10010 & 10011 & 10100 & 10101 & 10110 & 10111 & 11000 & 11001 & 11010 & 11011 & 11100 & 11101 & 11110 & 11111 \\
\hline 00000 & \[
\begin{aligned}
& 16 \\
& \text { Res'd } \\
& \text { VLE }
\end{aligned}
\] & & & \[
\begin{gathered}
19 \\
\text { mfcr } \\
\mathrm{BXFX}
\end{gathered}
\] & \[
\begin{aligned}
& 202 \\
& \text { Iwarx } \\
& \mathrm{B} \times
\end{aligned}
\] & \[
{ }_{64}^{21}{ }^{21} \mathrm{x}
\] & \[
{ }_{\mathrm{E}^{i c b t}}^{22} \mathrm{x}
\] & \[
\begin{gathered}
23 \\
{ }_{B}^{23 x}
\end{gathered}
\] & \[
\mathrm{B}^{\frac{24}{s / w} \mathrm{X}}
\] & & \[
\begin{gathered}
{ }_{\mathrm{Bntl}}^{26} \\
\mathrm{~B} \\
\hline
\end{gathered}
\] & \[
{ }_{64}{ }^{\text {sld }} \mathrm{X}
\] & \[
\mathrm{B}^{28{ }^{28} \mathrm{X}}
\] & \[
\begin{array}{c|}
\hline 29 \\
\text { Idepx }^{2} . \mathrm{PD}
\end{array}
\] & \[
\begin{gathered}
30 \\
\begin{array}{c}
\text { rldicl } \\
64 \mathrm{MD}
\end{array}
\end{gathered}
\] &  \\
\hline 00001 & & & & & & \[
\begin{gathered}
53 \\
1 d u x \\
64 \quad \mathrm{x}
\end{gathered}
\] & \[
\begin{aligned}
& 54 \\
& \text { dcbst } \\
& \mathrm{B}
\end{aligned}
\] & \[
\begin{gathered}
55 \\
\text { IWzux } \\
\mathrm{B}
\end{gathered}
\] & \[
\begin{aligned}
& 56 \\
& \text { Res'd } \\
& \text { VLE }
\end{aligned}
\] & & \[
\begin{gathered}
58 \\
c n t / z d \\
64
\end{gathered}
\] & & \[
\begin{gathered}
60 \\
\text { andc } \\
\text { B } \quad
\end{gathered}
\] & & \[
\begin{gathered}
\text { S2 }^{62} \\
\text { Table } 11
\end{gathered}
\] & \\
\hline 00010 & & & \[
\begin{gathered}
\begin{array}{c}
(82) \\
m t s r d \\
X
\end{array}
\end{gathered}
\] &  & \[
\begin{gathered}
84 \\
\text { Idarx } \\
64 \stackrel{x}{2}
\end{gathered}
\] & & \[
\begin{gathered}
86 \\
d c b f \\
\mathrm{~B}
\end{gathered}
\] & \[
\begin{aligned}
& 87 \\
& \mathrm{Ibzx} \\
& \mathrm{~B}
\end{aligned}
\] & & & & & & & \[
\begin{gathered}
94 \\
\begin{array}{c}
\text { rldicr } \\
64 ~ M D
\end{array}
\end{gathered}
\] & \[
\begin{gathered}
95 \\
\text { Ibepx } \\
\text { E.PD }
\end{gathered}
\] \\
\hline 00011 & & & \[
\begin{gathered}
(114)^{(1 s r d i n} \\
\text { m }
\end{gathered}
\] & & & & \[
\begin{gathered}
118 \\
c l f \\
\times
\end{gathered}
\] & \[
\begin{aligned}
& 119 \\
& \text { lbzux } \\
& \mathrm{B} \quad \mathrm{X}
\end{aligned}
\] & & & \[
\begin{gathered}
122 \\
\text { popcntb } \\
\mathrm{B}
\end{gathered}
\] & & \[
{ }_{B^{n o r}}^{124}
\] & & \[
\begin{array}{|c|}
\hline 126 \\
\begin{array}{c}
\text { rldicr } \\
64 \mathrm{MD}
\end{array} \\
\hline
\end{array}
\] & \[
\begin{gathered}
127 \\
\text { dcbfep } \\
\text { E.PD }
\end{gathered}
\] \\
\hline 00100 & \[
\begin{gathered}
\begin{array}{c}
144 \\
\text { mtcrf } \\
\mathrm{B}
\end{array}
\end{gathered}
\] & & \[
\begin{gathered}
146 \\
\text { mtmsr } \\
\mathrm{B} \times
\end{gathered}
\] & & & \[
\begin{gathered}
149 \\
{ }_{64}{ }^{\text {stdx }}
\end{gathered}
\] & \[
\begin{gathered}
150 \\
\text { stwcx. } \\
B \quad \mathrm{X}
\end{gathered}
\] & \[
\begin{gathered}
151 \\
\mathrm{~B}^{\text {stwx }} \\
\hline
\end{gathered}
\] & & & & & & \[
\begin{array}{|c|}
\hline 157 \\
\text { stdepx } \\
\text { E.PD }
\end{array}
\] & \[
\begin{gathered}
58 \\
\begin{array}{c}
51 d i c^{\star} \\
64 \\
64
\end{array}
\end{gathered}
\] & \[
\begin{gathered}
159 \\
\text { Soe } \\
\text { Table } 13
\end{gathered}
\] \\
\hline 00101 & & & \[
\begin{gathered}
178 \\
\mathrm{Stmsrd} \\
\mathrm{~S}
\end{gathered}
\] & & & \[
\begin{gathered}
181 \\
\text { stdux } \\
64 \stackrel{x}{x}
\end{gathered}
\] & & \[
\begin{aligned}
& 183 \\
& \text { stwux } \\
& \mathrm{B}
\end{aligned}
\] & & & & & & & \[
\begin{gathered}
900 \\
\text { rldic } \\
64 \mathrm{MD}
\end{gathered}
\] & \[
\begin{gathered}
191 \\
\text { rlwinm } \\
\mathrm{B} \mathrm{M}
\end{gathered}
\] \\
\hline 00110 & & & \[
\begin{aligned}
& 210 \\
& \text { mtsr } \\
& \mathrm{S} \quad \mathrm{X} \\
& \hline
\end{aligned}
\] & & & & \[
\begin{aligned}
& 214 \\
& \text { stdcx. } \\
& 64 \quad \mathrm{x}
\end{aligned}
\] & \[
\begin{gathered}
215 \\
\text { stbx } \\
\mathrm{B}^{2} \mathrm{X}
\end{gathered}
\] & & & & & & & \[
\begin{array}{|l|}
\hline{ }^{222} 2{ }^{*} \\
64 \mathrm{MD} \\
\hline
\end{array}
\] & \[
\begin{gathered}
223 \\
\text { stbepx } \\
\text { E.PD } \quad \mathrm{X}
\end{gathered}
\] \\
\hline 00111 & & & \[
\begin{gathered}
242 \\
\mathrm{~m}_{\mathrm{S}} \mathrm{srin} \\
\hline
\end{gathered}
\] & & & & \[
\begin{gathered}
246 \\
\text { dcbtst } \\
\mathrm{B} \stackrel{X}{ }
\end{gathered}
\] & \[
\begin{gathered}
247 \\
\text { stbux } \\
\mathrm{B}
\end{gathered}
\] & & & & & & & \[
\begin{array}{|l|}
\hline 254 \\
\text { rldimi } \\
64 \mathrm{MD}
\end{array}
\] & \[
\begin{gathered}
255 \\
\text { Soe } \\
\text { Table } 13
\end{gathered}
\] \\
\hline 01000 & & & \[
\begin{aligned}
& 274 \\
& { }_{S}^{\text {tlbiel }}
\end{aligned}
\] & \[
\begin{array}{|c|}
\hline 2755 \\
\text { Mfapidi } \\
\hline
\end{array}
\] & & & \[
\begin{gathered}
278 \\
d c b t \\
B^{2} \quad \mathrm{X}
\end{gathered}
\] & \[
\begin{gathered}
279 \\
{ }^{\text {Ihzx }} \\
\mathrm{B}
\end{gathered}
\] & \[
\begin{aligned}
& 280 \\
& \text { Res'd } \\
& \text { VLE }
\end{aligned}
\] & & & & \[
\mathrm{B}^{28 v^{284}} \mathrm{X}
\] & \[
\begin{array}{|c|}
285 \\
\hline \text { eviddepx } \\
\text { FPDevx }
\end{array}
\]
E.PD evx & \[
\begin{gathered}
286 \\
\text { ridd } \\
64 \text { MDS }
\end{gathered}
\] & \[
\begin{gathered}
286 \\
\text { Soee } \\
\text { Table } 13
\end{gathered}
\] \\
\hline 01001 & & & \[
\begin{aligned}
& 306 \\
& { }^{\text {tlbie }} \mathrm{X}
\end{aligned}
\] & & \[
\begin{aligned}
& 308 \\
& \text { Res'd }
\end{aligned}
\] & & \[
\begin{aligned}
& 310 \\
& \text { eciwX } \\
& \text { ECX }
\end{aligned}
\] & \[
\begin{aligned}
& 311 \\
& \text { Ihzux } \\
& \mathrm{B} \quad \mathrm{X}
\end{aligned}
\] & \[
\begin{aligned}
& 312 \\
& \text { Res'd } \\
& \text { VLE }
\end{aligned}
\] & & & & \[
\mathrm{B}^{\frac{316}{\text { xor }}} \mathrm{X}
\] & & \[
\begin{gathered}
318 \\
\begin{array}{c}
\text { rIdcr } \\
64 ~ M D S ~
\end{array}
\end{gathered}
\] & \[
\begin{gathered}
319 \\
\text { see } \\
\text { Table } 13
\end{gathered}
\] \\
\hline 01010 & & & & \[
\begin{gathered}
339 \\
\text { mfspr } \\
\mathrm{B} X
\end{gathered}
\] & & \[
\begin{gathered}
341 \\
\text { Iwax } \\
64{ }^{3} \mathrm{x}
\end{gathered}
\] & \[
\begin{aligned}
& 342 \\
& \text { Res'd } \\
& \text { AP }
\end{aligned}
\] &  & & & & & & & 350 &  \\
\hline 01011 & & & \[
\begin{aligned}
& 370 \\
& \mathrm{tIbia} \\
& \mathrm{~S}
\end{aligned}
\] & \[
\begin{gathered}
371 \\
s^{37+b} \mathrm{XFX}
\end{gathered}
\] & & \[
\begin{array}{|c|}
\hline 373 \\
\text { Iwaux } \\
64
\end{array}
\] & \[
\begin{gathered}
374 \\
\text { Res'd } \\
\text { AP }
\end{gathered}
\] & \[
\begin{aligned}
& 375 \\
& \hline \text { Ihaux } \\
& \text { B X }
\end{aligned}
\] & & & & & & & 382 & \[
\begin{gathered}
383 \\
\text { xoris }^{*} \\
B
\end{gathered}
\] \\
\hline 01100 & & & \[
\begin{gathered}
402 \\
\text { slbme } \\
\mathrm{S} \\
\hline
\end{gathered}
\] & & & & & \[
\mathrm{B}^{\frac{407}{\text { sth } x}} \mathrm{X}
\] & & & & & \[
\mathrm{B}^{\frac{412}{\text { orc }}} \mathrm{X}
\] & \[
\begin{gathered}
413 \\
\text { evstddepx } \\
\text { E.PD evx }
\end{gathered}
\] & 414 & \[
\begin{gathered}
415 \\
\text { Tabee } \\
\text { Table } 13
\end{gathered}
\] \\
\hline 01101 & & & \[
\begin{gathered}
434 \\
\text { Slbie }
\end{gathered}
\] & & & & \[
\begin{gathered}
438 \\
e_{\text {ecowx }}^{\text {EC }} \mathrm{X}
\end{gathered}
\] & \[
\begin{gathered}
439 \\
\text { sthux } \\
B_{1}
\end{gathered}
\] & & & & & \[
B^{\frac{444}{o r}} \mathrm{X}
\] & & \({ }_{*}^{46}\) & \[
\begin{gathered}
447 \\
\text { andis. }_{\mathrm{D}}{ }^{*}
\end{gathered}
\] \\
\hline 01110 & & & & \[
\begin{gathered}
467 \\
\mathrm{~B}_{\mathrm{B}}^{\mathrm{mtspr}} \mathrm{X}=\mathrm{X}
\end{gathered}
\] & & 469 & \[
\begin{gathered}
\left.\begin{array}{c}
470 \\
d c b i \\
\end{array} \right\rvert\,
\end{gathered}
\] & \[
\begin{gathered}
471 \\
\text { Imw }^{\star}
\end{gathered}
\] & & & & & \[
\begin{gathered}
476 \\
B^{\text {nand }} \\
\text {. }
\end{gathered}
\] & & 478 & \\
\hline 01111 & & & \[
\begin{gathered}
498 \\
\text { Slbia } \\
\text { S }
\end{gathered}
\] & & & 501 & &  & & & & & & & 510 & \\
\hline 10000 & & & & & \[
\begin{gathered}
532 \\
\text { Res'd }
\end{gathered}
\] & \[
\begin{gathered}
533 \\
\begin{array}{c}
\text { IswX } \\
\\
\text { MA }
\end{array} \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
534 \\
\text { I'wbrx }^{\text {I }}
\end{gathered}
\] & \[
\begin{gathered}
535 \\
\mathbb{P}^{\text {lisx }} \mathrm{X} \\
\hline
\end{gathered}
\] & \[
{ }_{B^{536}}{ }^{536} \mathrm{X}
\] & & & \[
\begin{gathered}
539 \\
64^{5 r d} \\
\hline
\end{gathered}
\] & & & & \\
\hline 10001 & & & & & & & \[
\begin{gathered}
566 \\
\text { tibsync } \\
\text { S X }
\end{gathered}
\] & \[
\begin{gathered}
567 \\
\text { Ifsux } \\
\text { If }
\end{gathered}
\] & \[
\begin{aligned}
& 568 \\
& \text { Res'd } \\
& \text { VLE }
\end{aligned}
\] & & & & & & & \\
\hline 10010 & & & & \[
\begin{gathered}
\stackrel{595}{m f s r} \\
S^{2}
\end{gathered}
\] & & \[
\begin{gathered}
597 \\
\mathrm{I} \stackrel{s w i}{ } \\
\mathrm{MA}
\end{gathered}
\] & \[
\begin{gathered}
598 \\
B_{B}^{\text {sync }} \mathrm{X}
\end{gathered}
\] & \[
{ }_{\substack{599 \\ T^{\prime} f d x}}
\] & & & & & & & & \[
\begin{gathered}
607 \\
\left.\begin{array}{c}
\text { Ifdepx } \\
\text { E.PD }
\end{array}\right]
\end{gathered}
\] \\
\hline 10011 & & & & & & & & \[
\begin{gathered}
631 \\
\text { Ifdux } \\
P^{2}
\end{gathered}
\] & & & & & & & & \\
\hline 10100 & & & &  & \[
\begin{gathered}
660 \\
\text { Res'd }
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline 661 \\
\text { stswx } \\
\mathrm{B} \quad \mathrm{MA} \\
\hline
\end{array}
\] & \[
\begin{gathered}
662 \\
\text { stwbrx } \\
\mathrm{B} \quad \mathrm{X}
\end{gathered}
\] & \[
\begin{gathered}
663 \\
\text { stfsx }^{2} \times
\end{gathered}
\] & & & & & & & & \\
\hline 10101 & & & & & & & & \[
\begin{array}{|c|}
\hline 695 \\
\text { stfsux } \\
\mathbb{P}
\end{array}
\] & & & & & & & & \\
\hline 10110 & & & & & & \[
\begin{gathered}
725 \\
\mathrm{~B} \stackrel{75 w i}{\text { si }} \mathrm{A}
\end{gathered}
\] & & \[
\begin{gathered}
727 \\
\overbrace{\text { stfd }}
\end{gathered}
\] & & & & & & & & \[
\begin{gathered}
735 \\
\text { stfdepx } \\
\text { E.PD }
\end{gathered}
\] \\
\hline 10111 & & & & & & & \(\mathrm{E}^{7 c} \begin{gathered}\text { dcba } \\ \mathrm{x}\end{gathered}\) & \[
\begin{array}{|c|}
\hline 759 \\
\text { sifdux } \\
\mathrm{X}
\end{array}
\] & & & & & & & & \\
\hline 11000 & & & \(\stackrel{\text { tlbivax }}{ }\) & & & & \[
\begin{gathered}
790 \\
{ }_{\text {Ihbrx }}
\end{gathered}
\] & & \[
{\stackrel{7}{B}{ }^{\text {sraw }}}_{X}
\] & & \[
\begin{aligned}
& 794 \\
& \text { srad } \\
& 64 \mathrm{X}
\end{aligned}
\] & & & & & \\
\hline 11001 & & & \[
\begin{gathered}
818 \\
{ }^{82 c} \\
\text { X }
\end{gathered}
\] & & & & \[
\begin{aligned}
& 822 \\
& \text { Res'd }
\end{aligned}
\] & \[
\begin{aligned}
& 823 \\
& \text { Res'd }
\end{aligned}
\] & \[
\begin{gathered}
8_{B}^{824} \\
\text { Brawi }
\end{gathered}
\] & & \[
\begin{aligned}
& 826 \\
& \text { sradi } \\
& 64 \times S
\end{aligned}
\] & \[
\begin{gathered}
827 \\
\text { sradi' } \\
64 \times S
\end{gathered}
\] & & & & \\
\hline 11010 & & & & \[
\begin{array}{|c|}
\hline 851 \\
\text { slbmfev } \\
\text { S }
\end{array}
\] & & & \[
\begin{array}{|c|}
\hline 854 \\
\text { See } \\
\text { Table } 12
\end{array}
\] & & & & & & & & & \\
\hline 11011 & & & & & & & & & & & & & & & & \\
\hline 11100 & & &  & slbmfee S X & & & \[
\begin{aligned}
& 918 \\
& \text { sthbrx } \\
& \mathrm{B} \quad \mathrm{x}
\end{aligned}
\] & & & & \[
\begin{gathered}
922 \\
\text { extsh } \\
\mathrm{B}
\end{gathered}
\] & & & & & \\
\hline 11101 & & & \[
\begin{gathered}
9466 \\
\text { tibre } \\
\hline
\end{gathered}
\] & & & & & \[
\begin{aligned}
& \text { 951. } \\
& \text { Res } \\
& \text { AP }
\end{aligned}
\] & & & \[
\begin{aligned}
& 954 \\
& \text { extsb } \\
& \text { BI }
\end{aligned}
\] & & & & & \\
\hline 11110 & & & \(\mathrm{E}^{97 \mathrm{tlwe}} \mathrm{X}\) & & & & \[
\mathrm{B}^{\frac{982}{i c b i}}
\] & \[
\begin{gathered}
983 \\
\text { stfiwx } \\
\mathrm{P}^{2}
\end{gathered}
\] & & & \[
\begin{gathered}
9866 \\
\text { extsw } \\
64
\end{gathered}
\] & & & & & \[
\begin{gathered}
991 \\
\left.\begin{array}{c}
\text { icbiep } \\
\text { E.PD }
\end{array}\right]
\end{gathered}
\] \\
\hline 11111 & & & \[
\begin{aligned}
& 1010 \\
& \text { Res'd }
\end{aligned}
\] & & & & \[
\begin{gathered}
1014 \\
\mathrm{~B}^{\text {dcbz }} \mathrm{X}
\end{gathered}
\] & & & & & & & & & \[
\begin{gathered}
1023 \\
\text { dcbzep } \\
\text { E.PD } \mathrm{X}
\end{gathered}
\] \\
\hline
\end{tabular}

Table 14: Opcode: 31, Extended Opcode: 15

I
\begin{tabular}{|c|c|c|}
\hline & \multicolumn{2}{|r|}{01111} \\
\hline 00000 & & \(\underbrace{\substack{\text { isel } \\ \\ \\ \text { a }}}_{\text {B.in }}\) \\
\hline 00001 & \({ }_{*}^{47}\) & \\
\hline 00010 & \[
{ }_{64}{ }^{79 i^{\star t}} \mathrm{D}
\] & \\
\hline 00011 & \[
B^{111 i^{\star}} \mathrm{D}
\] & \\
\hline 00100 & \({ }_{*}^{143}\) & \\
\hline 00101 & \({ }_{*}^{175}\) & \\
\hline 00110 & 207 & \\
\hline 00111 & \[
\begin{gathered}
239 \\
\text { mulli* }_{\mathrm{B}}
\end{gathered}
\] & \\
\hline 01000 & \[
\text { subfic }_{\text {in }}^{271}
\] & \\
\hline 01001 & & \\
\hline 01010 & \[
\underset{\mathrm{B}}{\stackrel{335}{335}{ }_{\mathrm{D}}^{\star}}
\] & \\
\hline 01011 & \[
\begin{gathered}
367 \\
c m p i \\
\text { B }
\end{gathered}
\] & \\
\hline 01100 & \[
\begin{gathered}
399 \\
\text { addic* } \\
\text { a }
\end{gathered}
\] & \\
\hline 01101 & \[
\begin{gathered}
431 \\
\text { addic.* } \\
\mathrm{B}
\end{gathered}
\] & \\
\hline 01110 & \[
\begin{gathered}
463 \\
\text { addi } \\
B
\end{gathered}
\] & \\
\hline 01111 & \[
\underset{\mathrm{B}}{\text { addis }_{\mathrm{D}}^{*}}
\] & \\
\hline 10000 & & \\
\hline 10001 & & \\
\hline 10010 & & \\
\hline 10011 & & \\
\hline 10100 & & \\
\hline 10101 & & \\
\hline 10110 & & \\
\hline 10111 & & \\
\hline 11000 & & \\
\hline 11001 & & \\
\hline 11010 & & \\
\hline 11011 & & \\
\hline 11100 & & \\
\hline 11101 & & \\
\hline 11110 & & \\
\hline 11111 & & isel \\
\hline
\end{tabular}

Version 2.04

Table 15:(Left) Extended opcodes for primary opcode 59 (instruction bits 21:30)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & 00000 & 00001 & 00010 & 00011 & 00100 & 00101 & 00110 & 00111 & 01000 & 01001 & 01010 & 01011 & 01100 & 01101 & 01110 & 01111 \\
\hline 00000 & & & & & & & & & & & & & & & & \\
\hline 00001 & & & & & & & & & & & & & & & & \\
\hline 00010 & & & & & & & & & & & & & & & & \\
\hline 00011 & & & & & & & & & & & & & & & & \\
\hline 00100 & & & & & & & & & & & & & & & & \\
\hline 00101 & & & & & & & & & & & & & & & & \\
\hline 00110 & & & & & & & & & & & & & & & & \\
\hline 00111 & & & & & & & & & & & & & & & & \\
\hline 01000 & & & & & & & & & & & & & & & & \\
\hline 01001 & & & & & & & & & & & & & & & & \\
\hline 01010 & & & & & & & & & & & & & & & & \\
\hline 01011 & & & & & & & & & & & & & & & & \\
\hline 01100 & & & & & & & & & & & & & & & & \\
\hline 01101 & & & & & & & & & & & & & & & & \\
\hline 01110 & & & & & & & & & & & & & & & & \\
\hline 01111 & & & & & & & & & & & & & & & & \\
\hline 10000 & & & & & & & & & & & & & & & & \\
\hline 10001 & & & & & & & & & & & & & & & & \\
\hline 10010 & & & & & & & & & & & & & & & & \\
\hline 10011 & & & & & & & & & & & & & & & & \\
\hline 10100 & & & & & & & & & & & & & & & & \\
\hline 10101 & & & & & & & & & & & & & & & & \\
\hline 10110 & & & & & & & & & & & & & & & & \\
\hline 10111 & & & & & & & & & & & & & & & & \\
\hline 11000 & & & & & & & & & & & & & & & & \\
\hline 11001 & & & & & & & & & & & & & & & & \\
\hline 11010 & & & & & & & & & & & & & & & & \\
\hline 11011 & & & & & & & & & & & & & & & & \\
\hline 11100 & & & & & & & & & & & & & & & & \\
\hline 11101 & & & & & & & & & & & & & & & & \\
\hline 11110 & & & & & & & & & & & & & & & & \\
\hline 11111 & & & & & & & & & & & & & & & & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Table & 5. & ght) E & tended & орсо & es for & rimar & opcod & 59 & structi & n bits & 21:30) & & & & & \\
\hline & 10000 & 10001 & 10010 & 10011 & 10100 & 10101 & 10110 & 10111 & 11000 & 11001 & 11010 & 11011 & 11100 & 11101 & 11110 & 11111 \\
\hline 00000 & & & \[
\stackrel{18}{\text { fdivs }_{\mathrm{A}}}
\] & & \[
\begin{gathered}
20 \\
f_{\text {fubs }} \\
\text { A }
\end{gathered}
\] & \[
\begin{gathered}
21 \\
\mathrm{fadds}_{\mathrm{P}}
\end{gathered}
\] & \[
\begin{gathered}
22 \\
\underset{\mathrm{fsqrts}}{\mathrm{~A}}
\end{gathered}
\] & & \[
\underset{\substack{24 \\ \mathrm{fres}^{2} \\ \mathrm{~A}}}{ }
\] & \[
\begin{gathered}
25 \\
\stackrel{2 m u l s}{A} \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
26 \\
\hline \text { frsqres } \\
\hline \underset{A}{2}
\end{gathered}
\] & & \[
\begin{gathered}
28 \\
\stackrel{28}{9} \stackrel{1}{A}
\end{gathered}
\] & \[
\begin{gathered}
29 \\
\underset{P}{\mathrm{fmadds}}
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline 30 \\
\text { fnmsubs } \\
\hline
\end{array}
\] & \[
\begin{gathered}
31 \\
\text { fnmadds } \\
\oplus
\end{gathered}
\] \\
\hline 00001 & & & & & & & & & & & & & & & & \\
\hline 00010 & & & & & & & & & & & & & & & & \\
\hline 00011 & & & & & & & & & & & & & & & & \\
\hline 00100 & & & & & & & & & & & & & & & & \\
\hline 00101 & & & & & & & & & & & & & & & & \\
\hline 00110 & & & & & & & & & & & & & & & & \\
\hline 00111 & & & & & & & & & & & & & & & & \\
\hline 01000 & & & & & & & & & & & & & & & & \\
\hline 01001 & & & & & & & & & & & & & & & & \\
\hline 01010 & & & & & & & & & & & & & & & & \\
\hline 01011 & & & & & & & & & & & & & & & & \\
\hline 01100 & & & & & & & & & & & & & & & & \\
\hline 01101 & & & & & & & & & & & & & & & & \\
\hline 01110 & & & & & & & & & & & & & & & & \\
\hline 01111 & & & & & & & & & & & & & & & & \\
\hline 10000 & & & & & & & & & & & & & & & & \\
\hline 10001 & & & & & & & & & & & & & & & & \\
\hline 10010 & & & & & & & & & & & & & & & & \\
\hline 10011 & & & & & & & & & & & & & & & & \\
\hline 10100 & & & & & & & & & & & & & & & & \\
\hline 10101 & & & & & & & & & & & & & & & & \\
\hline 10110 & & & & & & & & & & & & & & & & \\
\hline 10111 & & & & & & & & & & & & & & & & \\
\hline 11000 & & & & & & & & & & & & & & & & \\
\hline 11001 & & & & & & & & & & & & & & & & \\
\hline 11010 & & & & & & & & & & & & & & & & \\
\hline 11011 & & & & & & & & & & & & & & & & \\
\hline 11100 & & & & & & & & & & & & & & & & \\
\hline 11101 & & & & & & & & & & & & & & & & \\
\hline 11110 & & & & & & & & & & & & & & & & \\
\hline 11111 & & & fdivs & & fsubs & fadds & fsqris & & fres & fmuls & frsqrtes & & fmsub & fmadds & fnmsubs & fnmadds \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{17}{|l|}{Table 16:(Left) Extended opcodes for primary opcode 63 (instruction bits 21:30)} \\
\hline & 00000 & 00001 & 00010 & 00011 & 00100 & 00101 & 00110 & 00111 & 01000 & 01001 & 01010 & 01011 & 01100 & 01101 & 01110 & 01111 \\
\hline 00000 & \[
\begin{gathered}
0 \\
\text { fcmpu }_{\mathrm{P}} \\
\hline
\end{gathered}
\] & & & & & & & & & & & & \[
\stackrel{12}{f_{P} s p_{X}}
\] & & \[
\begin{gathered}
14 \\
\text { fctiw }_{\mathrm{P}}
\end{gathered}
\] & \[
\begin{gathered}
15 \\
{ }_{\text {fctiwz }}
\end{gathered}
\] \\
\hline 00001 & \[
\begin{gathered}
32 \\
\mathrm{fcmpo} \\
\mathrm{P}
\end{gathered}
\] & & & & & & \[
\begin{gathered}
38 \\
\text { mitsb1 } \\
\mathrm{P}
\end{gathered}
\] & & \[
\stackrel{40}{f^{+P}}{ }_{x}
\] & & & & & & & \\
\hline 00010 & \[
\begin{gathered}
64 \\
\mathrm{mcrfs} \\
\mathrm{P}
\end{gathered}
\] & & & & & & \[
\begin{gathered}
70 \\
\underset{P}{\text { mfsbo }}
\end{gathered}
\] & & \[
{ }_{f^{\prime m}}^{72} \times
\] & & & & & & & \\
\hline 00011 & & & & & & & & & & & & & & & & \\
\hline 00100 & & & & & & &  & & \[
\begin{gathered}
136 \\
\text { fnabs } \\
\mathrm{P}^{\mathrm{a}} \times \\
\hline
\end{gathered}
\] & & & & & & & \\
\hline 00101 & & & & & & & & & & & & & & & & \\
\hline 00110 & & & & & & & & & & & & & & & & \\
\hline 00111 & & & & & & & & & & & & & & & & \\
\hline 01000 & & & & & & & & & \[
\begin{gathered}
264 \\
\stackrel{\text { fabs }}{ } \\
\mathrm{P}
\end{gathered}
\] & & & & & & & \\
\hline 01001 & & & & & & & & & & & & & & & & \\
\hline 01010 & & & & & & & & & & & & & & & & \\
\hline 01011 & & & & & & & & & & & & & & & & \\
\hline 01100 & & & & & &  & & & \[
F_{F P}^{\left.\begin{array}{c}
392 \\
\text { frin }
\end{array}\right]}
\] & & & & & & & \\
\hline 01101 & & & &  & &  & & & \[
F_{F P} \quad \begin{gathered}
424 \\
\text { friz }
\end{gathered}
\] & & & & & & & \\
\hline 01110 & & & & & & & & & \[
F_{F P}^{\stackrel{456}{\text { trip }}} \times
\] & & & & & & & \\
\hline 01111 & & & & & & & & &  & & & & & & & \\
\hline 10000 & & & & & & & & & & & & & & & & \\
\hline 10001 & & & & & & & & & & & & & & & & \\
\hline 10010 & & & & & & & & \[
\begin{gathered}
583 \\
{ }_{\text {mfft }} \mathrm{P}
\end{gathered}
\] & & & & & & & & \\
\hline 10011 & & & & & & & & & & & & & & & & \\
\hline 10100 & & & & & & & & & & & & & & & & \\
\hline 10101 & & & & & & & & & & & & & & & & \\
\hline 10110 & & & & & & & & \[
\begin{gathered}
711 \\
\text { miffsf } \\
\times P \text { PR }
\end{gathered}
\] & & & & & & & & \\
\hline 10111 & & & & & & & & & & & & & & & & \\
\hline 11000 & & & & & & & & & & & & & & & & \\
\hline 11001 & & & & & & & & & & & & & & & \[
\begin{gathered}
814 \\
\text { fctid }^{+1} \times
\end{gathered}
\] & \[
\begin{gathered}
815 \\
\text { fctidz } \\
\text { f }
\end{gathered}
\] \\
\hline 11010 & & & & & & & & & & & & & & & \[
\begin{gathered}
846 \\
\text { fcfid }
\end{gathered}
\] & \\
\hline 11011 & & & & & & & & & & & & & & & & \\
\hline 11100 & & & & & & & & & & & & & & & & \\
\hline 11101 & & & & & & & & & & & & & & & & \\
\hline 11110 & & & & & & & & & & & & & & & & \\
\hline 11111 & & & & & & & & & & & & & & & & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Table & 6. & ht) & ende & pc & S for & ima & орсо & 63 & struc & n bit & 1:30) & & & & & \\
\hline & 10000 & 10001 & 10010 & 10011 & 10100 & 10101 & 10110 & 10111 & 11000 & 11001 & 11010 & 11011 & 11100 & 11101 & 11110 & 11111 \\
\hline 00000 & & & \[
\begin{gathered}
18 \\
\stackrel{\text { fdiv }}{ }^{P}
\end{gathered}
\] & & \[
\begin{gathered}
20 \\
\text { fsub }^{2} \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
21 \\
\mathrm{fadd}_{\mathrm{Pa}}
\end{gathered}
\] & \[
\begin{gathered}
22 \\
f_{s q r t} \\
P_{\mathrm{A}}
\end{gathered}
\] & \[
\underset{\mathbb{P}^{23}}{\substack{\text { fsel } \\ A}}
\] & \[
\begin{gathered}
24 \\
\text { fre }^{2} \mathrm{~A}
\end{gathered}
\] & \[
\stackrel{f_{\mathrm{fmul}}^{\mathrm{A}}}{\mathrm{~A}}
\] & \[
\begin{aligned}
& 26 \\
& \text { frsqree } \\
& \mathrm{P}
\end{aligned}
\] & & \[
\begin{gathered}
28 \\
f\left({ }_{P}{ }^{2} s u b\right. \\
A
\end{gathered}
\] & \[
\begin{gathered}
29 \\
\text { fmadd }
\end{gathered}
\] & \[
\begin{gathered}
30 \\
\text { fnmsub } \\
\mathrm{P}
\end{gathered}
\] & \[
\begin{gathered}
31 \\
\text { fnmadd } \\
P \text { A }
\end{gathered}
\] \\
\hline 00001 & & & & & & & & & & & & & & & & \\
\hline 00010 & & & & & & & & & & & & & & & & \\
\hline 00011 & & & & & & & & & & & & & & & & \\
\hline 00100 & & & & & & & & & & & & & & & & \\
\hline 00101 & & & & & & & & & & & & & & & & \\
\hline 00110 & & & & & & & & & & & & & & & & \\
\hline 00111 & & & & & & & & & & & & & & & & \\
\hline 01000 & & & & & & & & & & & & & & & & \\
\hline 01001 & & & & & & & & & & & & & & & & \\
\hline 01010 & & & & & & & & & & & & & & & & \\
\hline 01011 & & & & & & & & & & & & & & & & \\
\hline 01100 & & & & & & & & & & & & & & & & \\
\hline 01101 & & & & & & & & & & & & & & & & \\
\hline 01110 & & & & & & & & & & & & & & & & \\
\hline 01111 & & & & & & & & & & & & & & & & \\
\hline 10000 & & & & & & & & & & & & & & & & \\
\hline 10001 & & & & & &  & & & & & & & & & & \\
\hline 10010 & & & & & & & & & & & & & & & & \\
\hline 10011 & & & & & & & & & & & & & & & & \\
\hline 10100 & & & & & &  & & & & & & & & & & \\
\hline 10101 & & & & & & & & & & & & & & & & \\
\hline 10110 & & & & & & & & & & & & & & & & \\
\hline 10111 & & & & & & & & & & & & & & & & \\
\hline 11000 & & & & & & & & & & & & & & & & \\
\hline 11001 & & & & & & & & & & & & & & & & \\
\hline 11010 & & & & & & & & & & & & & & & & \\
\hline 11011 & & & & & & & & & & & & & & & & \\
\hline 11100 & & & & & & & & & & & & & & & & \\
\hline 11101 & & & & & & & & & & & & & & & & \\
\hline 11110 & & & & & & & & & & & & & & & & \\
\hline 11111 & & & fdiv & & fsub & fadd & fsqrt & fsel & fre & fmul & frsqrie & & fmsub & fmadd & fnmsub & fnmadd \\
\hline
\end{tabular}

\section*{Appendix G. Power ISA Instruction Set Sorted by Category}

This appendix lists all the instructions in the Power ISA, grouped by category, and in order by mnemonic within category.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{튼} & \multicolumn{2}{|l|}{Opcode} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multirow[b]{2}{*}{Page} & \multirow[b]{2}{*}{Cat \({ }^{1}\)} & \multirow[b]{2}{*}{Mnemonic} & \multirow[b]{2}{*}{Instruction} \\
\hline & Pri & Ext & & & & & & \\
\hline X & 31 & 58 & SR & & 76 & 64 & cntizd[.] & Count Leading Zeros Doubleword \\
\hline XO & 31 & 489 & SR & & 66 & 64 & divd[0][.] & Divide Doubleword \\
\hline XO & 31 & 457 & SR & & 66 & 64 & divdu[0][.] & Divide Doubleword Unsigned \\
\hline X & 31 & 986 & SR & & 76 & 64 & extsw[.] & Extend Sign Word \\
\hline DS & 58 & 0 & & & 46 & 64 & Id & Load Doubleword \\
\hline X & 31 & 84 & & & 371 & 64 & Idarx & Load Doubleword And Reserve Indexed \\
\hline DS & 58 & 1 & & & 46 & 64 & Idu & Load Doubleword with Update \\
\hline X & 31 & 53 & & & 46 & 64 & Idux & Load Doubleword with Update Indexed \\
\hline X & 31 & 21 & & & 46 & 64 & Idx & Load Doubleword Indexed \\
\hline DS & 58 & 2 & & & 45 & 64 & Iwa & Load Word Algebraic \\
\hline X & 31 & 373 & & & 45 & 64 & Iwaux & Load Word Algebraic with Update Indexed \\
\hline X & 31 & 341 & & & 45 & 64 & Iwax & Load Word Algebraic Indexed \\
\hline XO & 31 & 73 & SR & & 65 & 64 & mulhd[.] & Multiply High Doubleword \\
\hline XO & 31 & 9 & SR & & 65 & 64 & mulhdu[.] & Multiply High Doubleword Unsigned \\
\hline XO & 31 & 233 & SR & & 65 & 64 & mulld[ [0][.] & Multiply Low Doubleword \\
\hline MDS & 30 & 8 & SR & & 81 & 64 & rldcl[.] & Rotate Left Doubleword then Clear Left \\
\hline MDS & 30 & 9 & SR & & 82 & 64 & rldcr[.] & Rotate Left Doubleword then Clear Right \\
\hline MD & 30 & 2 & SR & & 81 & 64 & rldic[.] & Rotate Left Doubleword Immediate then Clear \\
\hline MD & 30 & 0 & SR & & 79 & 64 & rldicl[.] & Rotate Left Doubleword Immediate then Clear Left \\
\hline MD & 30 & 1 & SR & & 80 & 64 & rldicr[.] & Rotate Left Doubleword Immediate then Clear Right \\
\hline MD & 30 & 3 & SR & & 82 & 64 & rldimi[.] & Rotate Left Doubleword Immediate then Mask Insert \\
\hline X & 31 & 27 & SR & & 85 & 64 & sld[.] & Shift Left Doubleword \\
\hline X & 31 & 794 & SR & & 85 & 64 & srad[.] & Shift Right Algebraic Doubleword \\
\hline XS & 31 & 413 & SR & & 85 & 64 & sradi[.] & Shift Right Algebraic Doubleword Immediate \\
\hline X & 31 & 539 & SR & & 85 & 64 & srd[.] & Shift Right Doubleword \\
\hline DS & 62 & 0 & & & 50 & 64 & std & Store Doubleword \\
\hline X & 31 & 214 & & & 371 & 64 & stdcx. & Store Doubleword Conditional Indexed \\
\hline DS & 62 & 1 & & & 50 & 64 & stdu & Store Doubleword with Update \\
\hline X & 31 & 181 & & & 50 & 64 & stdux & Store Doubleword with Update Indexed \\
\hline X & 31 & 149 & & & 50 & 64 & stdx & Store Doubleword Indexed \\
\hline X & 31 & 68 & & & 70 & 64 & td & Trap Doubleword \\
\hline D & 2 & & & & 70 & 64 & tdi & Trap Doubleword Immediate \\
\hline XO & 31 & 266 & SR & & 59 & B & add[0][.] & Add \\
\hline XO & 31 & 10 & SR & & 60 & B & addc[0][.] & Add Carrying \\
\hline XO & 31 & 138 & SR & & 61 & B & adde[0][.] & Add Extended \\
\hline D & 14 & & & & 58 & B & addi & Add Immediate \\
\hline D & 12 & & SR & & 59 & B & addic & Add Immediate Carrying \\
\hline D & 13 & & SR & & 59 & B & addic. & Add Immediate Carrying and Record \\
\hline D & 15 & & & & 58 & B & addis & Add Immediate Shifted \\
\hline XO & 31 & 234 & SR & & 61 & B & addme[0][.] & Add to Minus One Extended \\
\hline XO & 31 & 202 & SR & & 62 & B & addze[0][.] & Add to Zero Extended \\
\hline X & 31 & 28 & SR & & 73 & B & and[.] & AND \\
\hline X & 31 & 60 & SR & & 74 & B & andc[.] & AND with Complement \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{튼} & \multicolumn{2}{|l|}{Opcode} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multirow[b]{2}{*}{Page} & \multirow[b]{2}{*}{Cat \({ }^{1}\)} & \multirow[b]{2}{*}{Mnemonic} & \multirow[b]{2}{*}{Instruction} \\
\hline & Pri & Ext & & & & & & \\
\hline D & 28 & & SR & & 71 & B & andi. & AND Immediate \\
\hline D & 29 & & SR & & 71 & B & andis. & AND Immediate Shifted \\
\hline 1 & 18 & & & & 31 & B & \(\mathrm{b}[1][\mathrm{a}]\) & Branch \\
\hline B & 16 & & CT & & 31 & B & bc[ \([1][\mathrm{a}]\) & Branch Conditional \\
\hline XL & 19 & 528 & CT & & 32 & B & bcctr[l] & Branch Conditional to Count Register \\
\hline XL & 19 & 16 & CT & & 32 & B & bclr[1] & Branch Conditional to Link Register \\
\hline X & 31 & 0 & & & 67 & B & cmp & Compare \\
\hline D & 11 & & & & 67 & B & cmpi & Compare Immediate \\
\hline X & 31 & 32 & & & 68 & B & cmpl & Compare Logical \\
\hline D & 10 & & & & 68 & B & cmpli & Compare Logical Immediate \\
\hline X & 31 & 26 & SR & & 74 & B & cntizw[.] & Count Leading Zeros Word \\
\hline XL & 19 & 257 & & & 33 & B & crand & Condition Register AND \\
\hline XL & 19 & 129 & & & 34 & B & crandc & Condition Register AND with Complement \\
\hline XL & 19 & 289 & & & 34 & B & creqv & Condition Register Equivalent \\
\hline XL & 19 & 225 & & & 33 & B & crnand & Condition Register NAND \\
\hline XL & 19 & 33 & & & 34 & B & crnor & Condition Register NOR \\
\hline XL & 19 & 449 & & & 33 & B & cror & Condition Register OR \\
\hline XL & 19 & 417 & & & 34 & B & crorc & Condition Register OR with Complement \\
\hline XL & 19 & 193 & & & 33 & B & crxor & Condition Register XOR \\
\hline X & 31 & 86 & & & 367 & B & dcbf & Data Cache Block Flush \\
\hline X & 31 & 54 & & & 366 & B & dcbst & Data Cache Block Store \\
\hline X & 31 & 278 & & & 360 & B & dcbt & Data Cache Block Touch \\
\hline X & 31 & 246 & & & 365 & B & dcbtst & Data Cache Block Touch for Store \\
\hline X & 31 & 1014 & & & 366 & B & dcbz & Data Cache Block set to Zero \\
\hline XO & 31 & 491 & SR & & 64 & B & divw[0][.] & Divide Word \\
\hline XO & 31 & 459 & SR & & 64 & B & divwu[0][.] & Divide Word Unsigned \\
\hline X & 31 & 284 & SR & & 74 & B & eqv[.] & Equivalent \\
\hline X & 31 & 954 & SR & & 74 & B & extsb[.] & Extend Sign Byte \\
\hline X & 31 & 922 & SR & & 74 & B & extsh[.] & Extend Sign Halfword \\
\hline X & 31 & 982 & & & 359 & B & icbi & Instruction Cache Block Invalidate \\
\hline XL & 19 & 150 & & & 369 & B & isync & Instruction Synchronize \\
\hline D & 34 & & & & 41 & B & lbz & Load Byte and Zero \\
\hline D & 35 & & & & 41 & B & lbzu & Load Byte and Zero with Update \\
\hline X & 31 & 119 & & & 41 & B & Ibzux & Load Byte and Zero with Update Indexed \\
\hline X & 31 & 87 & & & 42 & B & lbzx & Load Byte and Zero Indexed \\
\hline D & 42 & & & & 43 & B & Iha & Load Halfword Algebraic \\
\hline D & 43 & & & & 43 & B & Ihau & Load Halfword Algebraic with Update \\
\hline X & 31 & 375 & & & 43 & B & Ihaux & Load Halfword Algebraic with Update Indexed \\
\hline X & 31 & 343 & & & 43 & B & Ihax & Load Halfword Algebraic Indexed \\
\hline X & 31 & 790 & & & 51 & B & Ihbrx & Load Halfword Byte-Reverse Indexed \\
\hline D & 40 & & & & 42 & B & Ihz & Load Halfword and Zero \\
\hline D & 41 & & & & 42 & B & Ihzu & Load Halfword and Zero with Update \\
\hline X & 31 & 311 & & & 42 & B & Ihzux & Load Halfword and Zero with Update Indexed \\
\hline X & 31 & 279 & & & 42 & B & Ihzx & Load Halfword and Zero Indexed \\
\hline D & 46 & & & & 52 & B & Imw & Load Multiple Word \\
\hline X & 31 & 20 & & & 370 & B & Iwarx & Load Word And Reserve Indexed \\
\hline X & 31 & 534 & & & 51 & B & Iwbrx & Load Word Byte-Reverse Indexed \\
\hline D & 32 & & & & 44 & B & Iwz & Load Word and Zero \\
\hline D & 33 & & & & 44 & B & Iwzu & Load Word and Zero with Update \\
\hline X & 31 & 55 & & & 44 & B & Iwzux & Load Word and Zero with Update Indexed \\
\hline X & 31 & 23 & & & 44 & B & Iwzx & Load Word and Zero Indexed \\
\hline XL & 19 & 0 & & & 34 & B & mcrf & Move Condition Register Field \\
\hline X & 31 & 512 & & & 91 & B & mcrxr & Move to Condition Register from XER \\
\hline XFX & 31 & 19 & & & 89 & B & mfcr & Move From Condition Register \\
\hline X & 31 & 83 & & P & 417,
527 & B & mfmsr & Move From Machine State Register \\
\hline XFX & 31 & 339 & & 0 & 88,3 & B & mfspr & Move From Special Purpose Register \\
\hline & & & & & 78 & & & \\
\hline XFX & 31 & 144 & & & 89 & B & mtcrf & Move To Condition Register Fields \\
\hline XFX & 31 & 467 & & O & 87 & B & mtspr & Move To Special Purpose Register \\
\hline XO & 31 & 75 & SR & & 63 & B & mulhw[.] & Multiply High Word \\
\hline
\end{tabular}
-
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline 틴 & Op & Ext & \[
\frac{0}{0} \frac{0}{2}
\] & & Page & Cat \({ }^{1}\) & Mnemonic & Instruction \\
\hline XO & 31 & 11 & SR & & 63 & B & mulhwu[.] & Multiply High Word Unsigned \\
\hline D & 7 & & & & 63 & B & mulli & Multiply Low Immediate \\
\hline XO & 31 & 235 & SR & & 63 & B & mullw[0][.] & Multiply Low Word \\
\hline X & 31 & 476 & SR & & 73 & B & nand[.] & NAND \\
\hline XO & 31 & 104 & SR & & 62 & B & neg[o][.] & Negate \\
\hline X & 31 & 124 & SR & & 74 & B & nor[.] & NOR \\
\hline X & 31 & 444 & SR & & 73 & B & or[.] & OR \\
\hline X & 31 & 412 & SR & & 74 & B & orc[.] & OR with Complement \\
\hline D & 24 & & & & 71 & B & ori & OR Immediate \\
\hline D & 25 & & & & 72 & B & oris & OR Immediate Shifted \\
\hline M & 20 & & SR & & 79 & B & rlwimi[.] & Rotate Left Word Immediate then Mask Insert \\
\hline M & 21 & & SR & & 77 & B & rlwinm[.] & Rotate Left Word Immediate then AND with Mask \\
\hline M & 23 & & SR & & 78 & B & rlwnm[.] & Rotate Left Word then AND with Mask \\
\hline SC & 17 & & & & \[
\begin{gathered}
35, \\
404, \\
515
\end{gathered}
\] & B & sc & System Call \\
\hline X & 31 & 24 & SR & & 83 & B & slw[.] & Shift Left Word \\
\hline X & 31 & 792 & SR & & 84 & B & sraw[.] & Shift Right Algebraic Word \\
\hline X & 31 & 824 & SR & & 84 & B & srawi[.] & Shift Right Algebraic Word Immediate \\
\hline X & 31 & 536 & SR & & 83 & B & srw[.] & Shift Right Word \\
\hline D & 38 & & & & 47 & B & stb & Store Byte \\
\hline D & 39 & & & & 47 & B & stbu & Store Byte with Update \\
\hline X & 31 & 247 & & & 47 & B & stbux & Store Byte with Update Indexed \\
\hline X & 31 & 215 & & & 47 & B & stbx & Store Byte Indexed \\
\hline D & 44 & & & & 48 & B & sth & Store Halfword \\
\hline X & 31 & 918 & & & 51 & B & sthbrx & Store Halfword Byte-Reverse Indexed \\
\hline D & 45 & & & & 48 & B & sthu & Store Halfword with Update \\
\hline X & 31 & 439 & & & 48 & B & sthux & Store Halfword with Update Indexed \\
\hline X & 31 & 407 & & & 48 & B & sthx & Store Halfword Indexed \\
\hline D & 47 & & & & 53 & B & stmw & Store Multiple Word \\
\hline D & 36 & & & & 49 & B & stw & Store Word \\
\hline X & 31 & 662 & & & 51 & B & stwbrx & Store Word Byte-Reverse Indexed \\
\hline X & 31 & 150 & & & 370 & B & stwcx. & Store Word Conditional Indexed \\
\hline D & 37 & & & & 49 & B & stwu & Store Word with Update \\
\hline X & 31 & 183 & & & 49 & B & stwux & Store Word with Update Indexed \\
\hline X & 31 & 151 & & & 49 & B & stwx & Store Word Indexed \\
\hline XO & 31 & 40 & SR & & 59 & B & subf[0][.] & Subtract From \\
\hline XO & 31 & 8 & SR & & 60 & B & subfc[o][.] & Subtract From Carrying \\
\hline XO & 31 & 136 & SR & & 61 & B & subfe[o][.] & Subtract From Extended \\
\hline D & 8 & & SR & & 60 & B & subfic & Subtract From Immediate Carrying \\
\hline XO & 31 & 232 & SR & & 61 & B & subfme[0][.] & Subtract From Minus One Extended \\
\hline XO & 31 & 200 & SR & & 62 & B & subfze[0][.] & Subtract From Zero Extended \\
\hline X & 31 & 598 & & & 372 & B & sync & Synchronize \\
\hline X & 31 & 566 & & H & 453, & B & tlbsync & TLB Synchronize \\
\hline & & & & & 561, & & & \\
\hline X & 31 & 4 & & & 69 & B & tw & Trap Word \\
\hline D & 3 & & & & 69 & B & twi & Trap Word Immediate \\
\hline X & 31 & 316 & SR & & 73 & B & xor[.] & XOR \\
\hline D & 26 & & & & 72 & B & xori & XOR Immediate \\
\hline D & 27 & & & & 72 & B & xoris & XOR Immediate Shifted \\
\hline A & 31 & 15 & & & 70 & B.in & isel & Integer Select \\
\hline XFX & 31 & 19 & & & 90 & B.in & mfocrf & Move From One Condition Register Field \\
\hline XFX & 31 & 144 & & & 90 & B.in & mtocrf & Move To One Condition Register Field \\
\hline X & 31 & 122 & & & 76 & B.in & popentb & Population Count Bytes \\
\hline X & 31 & 758 & & & 360 & E & dcba & Data Cache Block Allocate \\
\hline X & 31 & 470 & & P & 554 & E & dcbi & Data Cache Block Invalidate \\
\hline X & 31 & 22 & & & 359 & E & icbt & Instruction Cache Block Touch \\
\hline X & 31 & 854 & & & 374 & E & mbar & Memory Barrier \\
\hline X & 31 & 275 & & & 91 & E & mfapidi & Move From APID Indirect \\
\hline XFX & 31 & 323 & & S & 527 & E & mfdcr & Move From Device Control Register \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multicolumn{2}{|l|}{Opcode} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\[
\frac{0}{0}
\]}} & & & & \\
\hline & Pri & Ext & & & Page & Cat \({ }^{1}\) & Mnemonic & Instruction \\
\hline X & 31 & 291 & & & 91 & E & mfdcrux & Move From Device Control Register User-mode Indexed \\
\hline X & 31 & 259 & & P & 527 & E & mfdcrx & Move From Device Control Register Indexed \\
\hline XFX & 31 & 451 & & P & 526 & E & mtdcr & Move To Device Control Register \\
\hline X & 31 & 419 & & & 91 & E & mtdcrux & Move To Device Control Register User-mode Indexed \\
\hline X & 31 & 387 & & P & 526 & E & mtdcrx & Move To Device Control Register Indexed \\
\hline X & 31 & 146 & & P & 527 & E & mtmsr & Move To Machine State Register \\
\hline XL & 19 & 51 & & P & 516 & E & rfci & Return From Critical Interrupt \\
\hline XL & 19 & 50 & & P & 515 & E & rfi & Return From Interrupt \\
\hline XL & 19 & 38 & & P & 516 & E & rfmci & Return From Machine Check Interrupt \\
\hline X & 31 & 786 & & P & 560, & E & tlbivax & TLB Invalidate Virtual Address Indexed \\
\hline X & 31 & 946 & & P & 560, & E & tlbre & TLB Read Entry \\
\hline X & 31 & 914 & & P & 650
561, & E & tlbsx & TLB \\
\hline & & & & & 650 & & & \\
\hline X & 31 & 978 & & P & \[
\begin{aligned}
& 562, \\
& 651
\end{aligned}
\] & E & tlbwe & TLB Write Entry \\
\hline X & 31 & 131 & & S & 528 & E & wrtee & Write MSR External Enable \\
\hline X & 31 & 163 & & S & 528 & E & wrteei & Write MSR External Enable Immediate \\
\hline X & 31 & 326 & & & 632 & E.CD & dcread & Data Cache Read [Alternative Encoding] \\
\hline X & 31 & 486 & & & 632 & E.CD & dcread & Data Cache Read \\
\hline X & 31 & 998 & & & 633 & E.CD & icread & Instruction Cache Read \\
\hline X & 31 & 454 & & & 629 & E.CI & dci & Data Cache Invalidate \\
\hline X & 31 & 966 & & & 629 & E.CI & ici & Instruction Cache Invalidate \\
\hline XFX & 19 & 198 & & & 620 & E.ED & dnh & Debugger Notify Halt \\
\hline X & 19 & 39 & & & 516 & E.ED & rfdi & Return From Debug Interrupt \\
\hline X & 31 & 238 & & & 623 & E.PC & msgclr & Message Clear \\
\hline X & 31 & 206 & & & 623 & E.PC & msgsnd & Message Send \\
\hline X & 31 & 127 & & & 534 & E.PD & dcbfep & Data Cache Block Flush by External PID \\
\hline X & 31 & 63 & & & 533 & E.PD & dcbstep & Data Cache Block Store by External PID \\
\hline X & 31 & 319 & & & 533 & E.PD & dcbtep & Data Cache Block Touch by External PID \\
\hline X & 31 & 255 & & & 535 & E.PD & dcbtstep & Data Cache Block Touch for Store by External PID \\
\hline X & 31 & 1023 & & & 536 & E.PD & dcbzep & Data Cache Block set to Zero by External PID \\
\hline EVX & 31 & 285 & & & 538 & E.PD & eviddepx & Vector Load Doubleword into Doubleword by External Process ID Indexed \\
\hline EVX & 31 & 413 & & & 538 & E.PD & evstddepx & Vector Store Doubleword into Doubleword by External Process ID Indexed \\
\hline X & 31 & 991 & & & 536 & E.PD & icbiep & Instruction Cache Block Invalidate by External PID \\
\hline X & 31 & 95 & & & 529 & E.PD & lbepx & Load Byte by External Process ID Indexed \\
\hline X & 31 & 29 & & & 530 & E.PD & Idepx & Load Doubleword by External Process ID Indexed \\
\hline X & 31 & 607 & & & 537 & E.PD & Ifdepx & Load Floating-Point Double by External Process ID Indexed \\
\hline X & 31 & 287 & & & 529 & E.PD & Ihepx & Load Halfword by External Process ID Indexed \\
\hline X & 31 & 295 & & & 539 & E.PD & Ivepx & Load Vector by External Process ID Indexed \\
\hline X & 31 & 263 & & & 539 & E.PD & Ivepxl & Load Vector by External Process ID Indexed LRU \\
\hline X & 31 & 31 & & & 530 & E.PD & Iwepx & Load Word by External Process ID Indexed \\
\hline X & 31 & 223 & & & 531 & E.PD & stbepx & Store Byte by External Process ID Indexed \\
\hline X & 31 & 157 & & & 532 & E.PD & stdepx & Store Doubleword by External Process ID Indexed \\
\hline X & 31 & 735 & & & 537 & E.PD & stfdepx & Store Floating-Point Double by External Process ID Indexed \\
\hline X & 31 & 415 & & & 531 & E.PD & sthepx & Store Halfword by External Process ID Indexed \\
\hline X & 31 & 807 & & & 540 & E.PD & stvepx & Store Vector by External Process ID Indexed \\
\hline X & 31 & 775 & & & 540 & E.PD & stvepxl & Store Vector by External Process ID Indexed LRU \\
\hline X & 31 & 159 & & & 532 & E.PD & stwepx & Store Word by External Process ID Indexed \\
\hline XFX & 31 & 334 & & & 658 & E.PM & mfpmr & Move From Performance Monitor Register \\
\hline XFX & 31 & 462 & & & 658 & E.PM & mtpmr & Move To Performance Monitor Register \\
\hline X & 31 & 310 & & & 382 & EC & eciwx & External Control In Word Indexed \\
\hline X & 31 & 438 & & & 382 & EC & ecowx & External Control Out Word Indexed \\
\hline X & 31 & 390 & & & 558 & ECL & dcblc & Data Cache Block Lock Clear \\
\hline X & 31 & 166 & & & 557 & ECL & dcbtls & Data Cache Block Touch and Lock Set \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{튼} & \multicolumn{2}{|l|}{Opcode} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Br:}} & \multirow[b]{2}{*}{Page} & \multirow[b]{2}{*}{Cat \({ }^{1}\)} & \multirow[b]{2}{*}{Mnemonic} & \multirow[b]{2}{*}{Instruction} \\
\hline & Pri & Ext & & & & & & \\
\hline X & 31 & 134 & & & 557 & ECL & dcbtstls & Data Cache Block Touch for Store and Lock Set \\
\hline X & 31 & 230 & & & 559 & ECL & icblc & Instruction Cache Block Lock Clear \\
\hline X & 31 & 486 & & & 558 & ECL & icbtls & Instruction Cache Block Touch and Lock Set \\
\hline X & 63 & 32 & & & 129 & FP & fcmpo & Floating Compare Ordered \\
\hline X & 63 & 0 & & & 129 & FP & fcmpu & Floating Compare Unordered \\
\hline D & 50 & & & & 113 & FP & Ifd & Load Floating-Point Double \\
\hline D & 51 & & & & 113 & FP & Ifdu & Load Floating-Point Double with Update \\
\hline X & 31 & 631 & & & 113 & FP & Ifdux & Load Floating-Point Double with Update Indexed \\
\hline X & 31 & 599 & & & 113 & FP & Ifdx & Load Floating-Point Double Indexed \\
\hline D & 48 & & & & 115 & FP & Ifs & Load Floating-Point Single \\
\hline D & 49 & & & & 115 & FP & Ifsu & Load Floating-Point Single with Update \\
\hline X & 31 & 567 & & & 115 & FP & Ifsux & Load Floating-Point Single with Update Indexed \\
\hline X & 31 & 535 & & & 115 & FP & Ifsx & Load Floating-Point Single Indexed \\
\hline X & 63 & 64 & & & 131 & FP & mcrfs & Move to Condition Register from FPSCR \\
\hline D & 54 & & & & 116 & FP & stfd & Store Floating-Point Double \\
\hline D & 55 & & & & 116 & FP & stfdu & Store Floating-Point Double with Update \\
\hline X & 31 & 759 & & & 116 & FP & stfdux & Store Floating-Point Double with Update Indexed \\
\hline X & 31 & 727 & & & 116 & FP & stfdx & Store Floating-Point Double Indexed \\
\hline X & 31 & 983 & & & 117 & FP & stfiwx & Store Floating-Point as Integer Word Indexed \\
\hline D & 52 & & & & 115 & FP & stfs & Store Floating-Point Single \\
\hline D & 53 & & & & 115 & FP & stfsu & Store Floating-Point Single with Update \\
\hline X & 31 & 695 & & & 115 & FP & stfsux & Store Floating-Point Single with Update Indexed \\
\hline X & 31 & 663 & & & 115 & FP & stfsx & Store Floating-Point Single Indexed \\
\hline X & 63 & 264 & & & 118 & FP[R] & fabs[.] & Floating Absolute Value \\
\hline A & 63 & 21 & & & 119 & FP[R] & fadd[.] & Floating Add \\
\hline A & 59 & 21 & & & 119 & FP[R] & fadds[.] & Floating Add Single \\
\hline X & 63 & 846 & & & 127 & FP[R] & fcfid[.] & Floating Convert From Integer Doubleword \\
\hline X & 63 & 814 & & & 125 & FP[R] & fctid[.] & Floating Convert To Integer Doubleword \\
\hline X & 63 & 815 & & & 126 & FP[R] & fctidz[.] & Floating Convert To Integer Doubleword with round toward Zero \\
\hline X & 63 & 14 & & & 126 & FP[R] & fctiw[.] & Floating Convert To Integer Word \\
\hline X & 63 & 15 & & & 127 & FP[R] & fctiwz[.] & Floating Convert To Integer Word with round toward Zero \\
\hline A & 63 & 18 & & & 120 & FP[R] & fdiv[.] & Floating Divide \\
\hline A & 59 & 18 & & & 120 & FP[R] & fdivs[.] & Floating Divide Single \\
\hline A & 63 & 29 & & & 123 & FP[R] & fmadd[.] & Floating Multiply-Add \\
\hline A & 59 & 29 & & & 123 & FP[R] & fmadds[.] & Floating Multiply-Add Single \\
\hline X & 63 & 72 & & & 118 & FP[R] & fmr[.] & Floating Move Register \\
\hline A & 63 & 28 & & & 123 & FP[R] & fmsub[.] & Floating Multiply-Subtract \\
\hline A & 59 & 28 & & & 123 & FP[R] & fmsubs[.] & Floating Multiply-Subtract Single \\
\hline A & 63 & 25 & & & 120 & FP[R] & fmul[.] & Floating Multiply \\
\hline A & 59 & 25 & & & 120 & FP[R] & fmuls[.] & Floating Multiply Single \\
\hline X & 63 & 136 & & & 118 & FP[R] & fnabs[.] & Floating Negative Absolute Value \\
\hline X & 63 & 40 & & & 118 & FP[R] & fneg[.] & Floating Negate \\
\hline A & 63 & 31 & & & 124 & FP[R] & fnmadd[.] & Floating Negative Multiply-Add \\
\hline A & 59 & 31 & & & 124 & FP[R] & fnmadds[.] & Floating Negative Multiply-Add Single \\
\hline A & 63 & 30 & & & 124 & FP[R] & fnmsub[.] & Floating Negative Multiply-Subtract \\
\hline A & 59 & 30 & & & 124 & FP[R] & fnmsubs[.] & Floating Negative Multiply-Subtract Single \\
\hline A & 63 & 24 & & & 121 & FP[R] & fre[.] & Floating Reciprocal Estimate \\
\hline A & 59 & 24 & & & 121 & FP[R] & fres[.] & Floating Reciprocal Estimate Single \\
\hline X & 63 & 488 & & & 128 & FP[R] & frim[.] & Floating Round to Integer Minus \\
\hline A & 63 & 23 & & & 130 & FP[R] & fsel[.] & Floating Select \\
\hline A & 63 & 22 & & & 121 & FP[R] & fsqrt[.] & Floating Square Root \\
\hline A & 59 & 22 & & & 121 & FP[R] & fsqrts[.] & Floating Square Root Single \\
\hline A & 63 & 20 & & & 119 & FP[R] & fsub[.] & Floating Subtract \\
\hline A & 59 & 20 & & & 119 & FP[R] & fsubs[.] & Floating Subtract Single \\
\hline X & 63 & 583 & & & 131 & FP[R] & mffs[.] & Move From FPSCR \\
\hline X & 63 & 70 & & & 132 & FP[R] & mtfsb0[.] & Move To FPSCR Bit 0 \\
\hline X & 63 & 38 & & & 132 & FP[R] & mtfsb1[.] & Move To FPSCR Bit 1 \\
\hline XFL & 63 & 711 & & & 131 & FP[R] & mtfsf[.] & Move To FPSCR Fields \\
\hline X & 63 & 134 & & & 131 & FP[R] & mtfsfi[.] & Move To FPSCR Field Immediate \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{} & \multicolumn{2}{|l|}{Opcode} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & & & & \\
\hline & Pri & Ext & & & Page & Cat \({ }^{1}\) & Mnemonic & Instruction \\
\hline X & 63 & 392 & & & 128 & FP[R].in & frin[.] & Floating Round to Integer Nearest \\
\hline X & 63 & 456 & & & 128 & FP[R].in & frip[.] & Floating Round to Integer Plus \\
\hline X & 63 & 424 & & & 128 & FP[R].in & friz[.] & Floating Round to Integer Toward Zero \\
\hline X & 63 & 12 & & & 125 & FP[R].in & frsp[.] & Floating Round to Single-Precision \\
\hline A & 63 & 26 & & & 122 & FP[R].in & frsqrte[.] & Floating Reciprocal Square Root Estimate \\
\hline A & 59 & 26 & & & 122 & FP[R].in & frsqrtes[.] & Floating Reciprocal Square Root Estimate Single \\
\hline XO & 4 & 172 & & & 289 & LMA & macchw[0][.] & Multiply Accumulate Cross Halfword to Word Modulo Signed \\
\hline XO & 4 & 236 & & & 289 & LMA & macchws[0][.] & Multiply Accumulate Cross Halfword to Word Saturate Signed \\
\hline XO & 4 & 204 & & & 290 & LMA & macchwsu[o][.] & Multiply Accumulate Cross Halfword to Word Saturate Unsigned \\
\hline XO & 4 & 140 & & & 290 & LMA & macchwu[0][.] & Multiply Accumulate Cross Halfword to Word Modulo Unsigned \\
\hline XO & 4 & 44 & & & 291 & LMA & machhw[0][.] & Multiply Accumulate High Halfword to Word Modulo Signed \\
\hline XO & 4 & 108 & & & 291 & LMA & machhws[0][.] & Multiply Accumulate High Halfword to Word Saturate Signed \\
\hline XO & 4 & 76 & & & 292 & LMA & machhwsu[0][.] & Multiply Accumulate High Halfword to Word Saturate Unsigned \\
\hline XO & 4 & 12 & & & 292 & LMA & machhwu[0][.] & Multiply Accumulate High Halfword to Word Modulo Unsigned \\
\hline XO & 4 & 428 & & & 293 & LMA & maclhw[o][.] & Multiply Accumulate Low Halfword to Word Modulo Signed \\
\hline XO & 4 & 492 & & & 293 & LMA & maclhws[0][.] & Multiply Accumulate Low Halfword to Word Saturate Signed \\
\hline XO & 4 & 460 & & & 294 & LMA & maclhwsu[0][.] & Multiply Accumulate Low Halfword to Word Saturate Unsigned \\
\hline XO & 4 & 396 & & & 294 & LMA & maclhwu[0][.] & Multiply Accumulate Low Halfword to Word Modulo Unsigned \\
\hline X & 4 & 168 & & & 294 & LMA & mulchw[.] & Multiply Cross Halfword to Word Signed \\
\hline X & 4 & 136 & & & 294 & LMA & mulchwu[.] & Multiply Cross Halfword to Word Unsigned \\
\hline X & 4 & 40 & & & 295 & LMA & mulhhw[.] & Multiply High Halfword to Word Signed \\
\hline X & 4 & 8 & & & 295 & LMA & mulhhwu[.] & Multiply High Halfword to Word Unsigned \\
\hline X & 4 & 424 & & & 295 & LMA & mullhw[.] & Multiply Low Halfword to Word Signed \\
\hline X & 4 & 392 & & & 295 & LMA & mullhwu[.] & Multiply Low Halfword to Word Unsigned \\
\hline XO & 4 & 174 & & & 296 & LMA & nmacchw[0][.] & Negative Multiply Accumulate Cross Halfword to Word Modulo Signed \\
\hline XO & 4 & 238 & & & 296 & LMA & nmacchws[o][.] & Negative Multiply Accumulate Cross Halfword to Word Saturate Signed \\
\hline XO & 4 & 46 & & & 297 & LMA & nmachhw[0][.] & Negative Multiply Accumulate High Halfword to Word Modulo Signed \\
\hline XO & 4 & 110 & & & 297 & LMA & nmachhws[0][.] & Negative Multiply Accumulate High Halfword to Word Saturate Signed \\
\hline XO & 4 & 430 & & & 298 & LMA & nmaclhw[0][.] & Negative Multiply Accumulate Low Halfword to Word Modulo Signed \\
\hline XO & 4 & 494 & & & 298 & LMA & nmaclhws[0][.] & Negative Multiply Accumulate Low Halfword to Word Saturate Signed \\
\hline X & 31 & 78 & & & 287 & LMV & dlmzb[.] & Determine Leftmost Zero Byte \\
\hline DQ & 56 & & & P & 410 & LSQ & lq & Load Quadword \\
\hline DS & 62 & 2 & & P & 410 & LSQ & stq & Store Quadword \\
\hline X & 31 & 597 & & & 55 & MA & Iswi & Load String Word Immediate \\
\hline X & 31 & 533 & & & 55 & MA & Iswx & Load String Word Indexed \\
\hline X & 31 & 725 & & & 56 & MA & stswi & Store String Word Immediate \\
\hline X & 31 & 661 & & & 56 & MA & stswx & Store String Word Indexed \\
\hline X & 31 & 854 & & & 374 & S & eieio & Enforce In-order Execution of I/O \\
\hline XL & 19 & 274 & & H & 405 & S & hrfid & Hypervisor Return From Interrupt Doubleword \\
\hline X & 31 & 595 & 32 & P & 449 & S & mfsr & Move From Segment Register \\
\hline X & 31
31 & 659
371 & 32 & P & 449
378 & S & mfsrin mftb & \\
\hline XFX & 31 & 371 & & & 378 & S & mftb & Move From Time Base \\
\hline
\end{tabular}

\section*{796 Power ISA \({ }^{\text {TM }}\)-- Book Appendices}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline 톤 & Pri \(\mathbf{| c}\) & Ext &  & \[
\frac{3}{2}
\] & Page & Cat \({ }^{1}\) & Mnemonic & Instruction \\
\hline X & 31 & 146 & & P & 415 & S & mtmsr & Move To Machine State Register \\
\hline X & 31 & 178 & & P & 416 & S & mtmsrd & Move To Machine State Register Doubleword \\
\hline X & 31 & 210 & 32 & P & 448 & S & mtsr & Move To Segment Register \\
\hline X & 31 & 242 & 32 & P & 448 & S & mtsrin & Move To Segment Register Indirect \\
\hline XL & 19 & 18 & & P & 405 & S & rfid & Return From Interrupt Doubleword \\
\hline X & 31 & 498 & & P & 444 & S & slbia & SLB Invalidate All \\
\hline X & 31 & 434 & & P & 443 & S & slbie & SLB Invalidate Entry \\
\hline X & 31 & 915 & & P & 446 & S & slbmfee & SLB Move From Entry ESID \\
\hline X & 31 & 851 & & P & 446 & S & slbmfev & SLB Move From Entry VSID \\
\hline X & 31 & 402 & & P & 445 & S & slbmte & SLB Move To Entry \\
\hline X & 31 & 370 & & P & 453 & S & tlbia & TLB Invalidate All \\
\hline X & 31 & 306 & 64 & H & 450 & S & tlbie & TLB Invalidate Entry \\
\hline X & 31 & 274 & 64 & H & 452 & S & tlbiel & TLB Invalidate Entry Local \\
\hline EVX & 4 & 527 & & & 208 & SP & brinc & Bit Reversed Increment \\
\hline EVX & 4 & 520 & & & 208 & SP & evabs & Vector Absolute Value \\
\hline EVX & 4 & 514 & & & 208 & SP & evaddiw & Vector Add Immediate Word \\
\hline EVX & 4 & 1225 & & & 208 & SP & evaddsmiaaw & Vector Add Signed, Modulo, Integer to Accumulator Word \\
\hline EVX & 4 & 1217 & & & 209 & SP & evaddssiaaw & Vector Add Signed, Saturate, Integer to Accumulator Word \\
\hline EVX & 4 & 1224 & & & 209 & SP & evaddumiaaw & Vector Add Unsigned, Modulo, Integer to Accumulator Word \\
\hline EVX & 4 & 1216 & & & 209 & SP & evaddusiaaw & Vector Add Unsigned, Saturate, Integer to Accumulator Word \\
\hline EVX & 4 & 512 & & & 209 & SP & evaddw & Vector Add Word \\
\hline EVX & 4 & 529 & & & 210 & SP & evand & Vector AND \\
\hline EVX & 4 & 530 & & & 210 & SP & evandc & Vector AND with Complement \\
\hline EVX & 4 & 564 & & & 210 & SP & evcmpeq & Vector Compare Equal \\
\hline EVX & 4 & 561 & & & 210 & SP & evcmpgts & Vector Compare Greater Than Signed \\
\hline EVX & 4 & 560 & & & 211 & SP & evcmpgtu & Vector Compare Greater Than Unsigned \\
\hline EVX & 4 & 563 & & & 211 & SP & evcmplts & Vector Compare Less Than Signed \\
\hline EVX & 4 & 562 & & & 211 & SP & evcmpltu & Vector Compare Less Than Unsigned \\
\hline EVX & 4 & 526 & & & 212 & SP & evcntisw & Vector Count Leading Signed Bits Word \\
\hline EVX & 4 & 525 & & & 212 & SP & evcntlzw & Vector Count Leading Zeros Word \\
\hline EVX & 4 & 1222 & & & 212 & SP & evdivws & Vector Divide Word Signed \\
\hline EVX & 4 & 1223 & & & 213 & SP & evdivwu & Vector Divide Word Unsigned \\
\hline EVX & 4 & 537 & & & 213 & SP & eveqv & Vector Equivalent \\
\hline EVX & 4 & 522 & & & 213 & SP & evextsb & Vector Extend Sign Byte \\
\hline EVX & 4 & 523 & & & 213 & SP & evextsh & Vector Extend Sign Halfword \\
\hline EVX & 4 & 769 & & & 214 & SP & evldd & Vector Load Double Word into Double Word \\
\hline EVX & 4 & 768 & & & 214 & SP & evlddx & Vector Load Double Word into Double Word Indexed \\
\hline EVX & 4 & 773 & & & 214 & SP & evldh & Vector Load Double into Four Halfwords \\
\hline EVX & 4 & 772 & & & 214 & SP & evldhx & Vector Load Double into Four Halfwords Indexed \\
\hline EVX & 4 & 771 & & & 215 & SP & evldw & Vector Load Double into Two Words \\
\hline EVX & 4 & 770 & & & 215 & SP & evldwx & Vector Load Double into Two Words Indexed \\
\hline EVX & 4 & 777 & & & 215 & SP & evlhhesplat & Vector Load Halfword into Halfwords Even and Splat \\
\hline EVX & 4 & 776 & & & 215 & SP & evlhhesplatx & Vector Load Halfword into Halfwords Even and Splat Indexed \\
\hline EVX & 4 & 783 & & & 216 & SP & evlhhossplat & Vector Load Halfword into Halfword Odd Signed and Splat \\
\hline EVX & 4 & 782 & & & 216 & SP & evlhhossplatx & Vector Load Halfword into Halfword Odd Signed and Splat Indexed \\
\hline EVX & 4 & 781 & & & 216 & SP & evlhhousplat & Vector Load Halfword into Halfword Odd Unsigned and Splat \\
\hline EVX & 4 & 780 & & & 216 & SP & evlhhousplatx & Vector Load Halfword into Halfword Odd Unsigned and Splat Indexed \\
\hline EVX & 4 & 785 & & & 217 & SP & evlwhe & Vector Load Word into Two Halfwords Even \\
\hline EVX & 4 & 784 & & & 217 & SP & evlwhex & Vector Load Word into Two Halfwords Even Indexed \\
\hline EVX & 4 & 791 & & & 217 & SP & evlwhos & Vector Load Word into Two Halfwords Odd Signed (with sign extension) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{E 든} & \multicolumn{2}{|l|}{Opcode} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multirow[b]{2}{*}{Page} & \multirow[b]{2}{*}{Cat \({ }^{1}\)} & \multirow[b]{2}{*}{Mnemonic} & \multirow[b]{2}{*}{Instruction} \\
\hline & Pri & Ext & & & & & & \\
\hline EVX & 4 & 790 & & & 217 & SP & evlwhosx & Vector Load Word into Two Halfwords Odd Signed Indexed (with sign extension) \\
\hline EVX & 4 & 789 & & & 218 & SP & evlwhou & Vector Load Word into Two Halfwords Odd Unsigned (zero-extended) \\
\hline EVX & 4 & 788 & & & 218 & SP & evlwhoux & Vector Load Word into Two Halfwords Odd Unsigned Indexed (zero-extended) \\
\hline EVX & 4 & 797 & & & 218 & SP & evlwhsplat & Vector Load Word into Two Halfwords and Splat \\
\hline EVX & 4 & 796 & & & 218 & SP & evlwhsplatx & Vector Load Word into Two Halfwords and Splat Indexed \\
\hline EVX & 4 & 793 & & & 219 & SP & evlwwsplat & Vector Load Word into Word and Splat \\
\hline EVX & 4 & 792 & & & 219 & SP & evlwwsplatx & Vector Load Word into Word and Splat Indexed \\
\hline EVX & 4 & 556 & & & 219 & SP & evmergehi & Vector Merge High \\
\hline EVX & 4 & 558 & & & 220 & SP & evmergehilo & Vector Merge High/Low \\
\hline EVX & 4 & 557 & & & 219 & SP & evmergelo & Vector Merge Low \\
\hline EVX & 4 & 559 & & & 220 & SP & evmergelohi & Vector Merge Low/High \\
\hline EVX & 4 & 1323 & & & 220 & SP & evmhegsmfaa & Vector Multiply Halfwords, Even, Guarded, Signed, Modulo, Fractional and Accumulate \\
\hline EVX & 4 & 1451 & & & 220 & SP & evmhegsmfan & Vector Multiply Halfwords, Even, Guarded, Signed, Modulo, Fractional and Accumulate Negative \\
\hline EVX & 4 & 1321 & & & 221 & SP & evmhegsmiaa & Vector Multiply Halfwords, Even, Guarded, Signed, Modulo, Integer and Accumulate \\
\hline EVX & 4 & 1449 & & & 221 & SP & evmhegsmian & Vector Multiply Halfwords, Even, Guarded, Signed, Modulo, Integer and Accumulate Negative \\
\hline EVX & 4 & 1320 & & & 221 & SP & evmhegumiaa & Vector Multiply Halfwords, Even, Guarded, Unsigned, Modulo, Integer and Accumulate \\
\hline EVX & 4 & 1448 & & & 221 & SP & evmhegumian & Vector Multiply Halfwords, Even, Guarded, Unsigned, Modulo, Integer and Accumulate Negative \\
\hline EVX & 4 & 1035 & & & 222 & SP & evmhesmf & Vector Multiply Halfwords, Even, Signed, Modulo, Fractional \\
\hline EVX & 4 & 1067 & & & 222 & SP & evmhesmfa & Vector Multiply Halfwords, Even, Signed, Modulo, Fractional to Accumulator \\
\hline EVX & 4 & 1291 & & & 222 & SP & evmhesmfaaw & Vector Multiply Halfwords, Even, Signed, Modulo, Fractional and Accumulate into Words \\
\hline EVX & 4 & 1419 & & & 222 & SP & evmhesmfanw & Vector Multiply Halfwords, Even, Signed, Modulo, Fractional and Accumulate Negative into Words \\
\hline EVX & 4 & 1033 & & & 223 & SP & evmhesmi & Vector Multiply Halfwords, Even, Signed, Modulo, Integer \\
\hline EVX & 4 & 1065 & & & 223 & SP & evmhesmia & Vector Multiply Halfwords, Even, Signed, Modulo, Integer to Accumulator \\
\hline EVX & 4 & 1289 & & & 223 & SP & evmhesmiaaw & Vector Multiply Halfwords, Even, Signed, Modulo, Integer and Accumulate into Words \\
\hline EVX & 4 & 1417 & & & 223 & SP & evmhesmianw & Vector Multiply Halfwords, Even, Signed, Modulo, Integer and Accumulate Negative into Words \\
\hline EVX & 4 & 1027 & & & 224 & SP & evmhessf & Vector Multiply Halfwords, Even, Signed, Saturate, Fractional \\
\hline EVX & 4 & 1059 & & & 224 & SP & evmhessfa & Vector Multiply Halfwords, Even, Signed, Saturate, Fractional to Accumulator \\
\hline EVX & 4 & 1283 & & & 225 & SP & evmhessfaaw & Vector Multiply Halfwords, Even, Signed, Saturate, Fractional and Accumulate into Words \\
\hline EVX & 4 & 1411 & & & 225 & SP & evmhessfanw & Vector Multiply Halfwords, Even, Signed, Saturate, Fractional and Accumulate Negative into Words \\
\hline EVX & 4 & 1281 & & & 226 & SP & evmhessiaaw & Vector Multiply Halfwords, Even, Signed, Saturate, Integer and Accumulate into Words \\
\hline EVX & 4 & 1409 & & & 226 & SP & evmhessianw & Vector Multiply Halfwords, Even, Signed, Saturate, Integer and Accumulate Negative into Words \\
\hline EVX & 4 & 1032 & & & 227 & SP & evmheumi & Vector Multiply Halfwords, Even, Unsigned, Modulo, Integer \\
\hline EVX & 4 & 1064 & & & 227 & SP & evmheumia & Vector Multiply Halfwords, Even, Unsigned, Modulo, Integer to Accumulator \\
\hline
\end{tabular}

\section*{798}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multicolumn{2}{|l|}{Opcode} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & & & & \\
\hline & Pri & Ext & & & Page & Cat \({ }^{1}\) & Mnemonic & Instruction \\
\hline & 4 & 1288 & & & 227 & SP & evmheumiaaw & Vector Multiply Halfwords, Even, Unsigned, Modulo, Integer and Accumulate into Words \\
\hline EVX & 4 & 1416 & & & 227 & SP & evmheumianw & Vector Multiply Halfwords, Even, Unsigned, Modulo, Integer and Accumulate Negative into Words \\
\hline EVX & 4 & 1280 & & & 228 & SP & evmheusiaaw & Vector Multiply Halfwords, Even, Unsigned, Saturate, Integer and Accumulate into Words \\
\hline EVX & 4 & 1408 & & & 228 & SP & evmheusianw & Vector Multiply Halfwords, Even, Unsigned, Saturate, Integer and Accumulate Negative into Words \\
\hline EVX & 4 & 1327 & & & 229 & SP & evmhogsmfaa & Vector Multiply Halfwords, Odd, Guarded, Signed, Modulo, Fractional and Accumulate \\
\hline EVX & 4 & 1455 & & & 229 & SP & evmhogsmfan & Vector Multiply Halfwords, Odd, Guarded, Signed, Modulo, Fractional and Accumulate Negative \\
\hline EVX & 4 & 1325 & & & 229 & SP & evmhogsmiaa & Vector Multiply Halfwords, Odd, Guarded, Signed, Modulo, Integer and Accumulate \\
\hline EVX & 4 & 1453 & & & 229 & SP & evmhogsmian & Vector Multiply Halfwords, Odd, Guarded, Signed, Modulo, Integer and Accumulate Negative \\
\hline EVX & 4 & 1324 & & & 230 & SP & evmhogumiaa & Vector Multiply Halfwords, Odd, Guarded, Unsigned, Modulo, Integer and Accumulate \\
\hline EVX & 4 & 1452 & & & 230 & SP & evmhogumian & Vector Multiply Halfwords, Odd, Guarded, Unsigned, Modulo, Integer and Accumulate Negative \\
\hline EVX & 4 & 1039 & & & 230 & SP & evmhosmf & Vector Multiply Halfwords, Odd, Signed, Modulo, Fractional \\
\hline EVX & 4 & 1071 & & & 230 & SP & evmhosmfa & Vector Multiply Halfwords, Odd, Signed, Modulo, Fractional to Accumulator \\
\hline EVX & 4 & 1295 & & & 231 & SP & evmhosmfaaw & Vector Multiply Halfwords, Odd, Signed, Modulo, Fractional and Accumulate into Words \\
\hline EVX & 4 & 1423 & & & 231 & SP & evmhosmfanw & Vector Multiply Halfwords, Odd, Signed, Modulo, Fractional and Accumulate Negative into Words \\
\hline EVX & 4 & 1037 & & & 231 & SP & evmhosmi & Vector Multiply Halfwords, Odd, Signed, Modulo, Integer \\
\hline EVX & 4 & 1069 & & & 231 & SP & evmhosmia & Vector Multiply Halfwords, Odd, Signed, Modulo, Integer to Accumulator \\
\hline EVX & 4 & 1293 & & & 232 & SP & evmhosmiaaw & Vector Multiply Halfwords, Odd, Signed, Modulo, Integer and Accumulate into Words \\
\hline EVX & 4 & 1421 & & & 231 & SP & evmhosmianw & Vector Multiply Halfwords, Odd, Signed, Modulo, Integer and Accumulate Negative into Words \\
\hline EVX & 4 & 1031 & & & 233 & SP & evmhossf & Vector Multiply Halfwords, Odd, Signed, Saturate, Fractional \\
\hline EVX & 4 & 1063 & & & 233 & SP & evmhossfa & Vector Multiply Halfwords, Odd, Signed, Saturate, Fractional to Accumulator \\
\hline EVX & 4 & 1287 & & & 234 & SP & evmhossfaaw & Vector Multiply Halfwords, Odd, Signed, Saturate, Fractional and Accumulate into Words \\
\hline EVX & 4 & 1415 & & & 234 & SP & evmhossfanw & Vector Multiply Halfwords, Odd, Signed, Saturate, Fractional and Accumulate Negative into Words \\
\hline EVX & 4 & 1285 & & & 235 & SP & evmhossiaaw & Vector Multiply Halfwords, Odd, Signed, Saturate, Integer and Accumulate into Words \\
\hline EVX & 4 & 1413 & & & 235 & SP & evmhossianw & Vector Multiply Halfwords, Odd, Signed, Saturate, Integer and Accumulate Negative into Words \\
\hline EVX & 4 & 1036 & & & 235 & SP & evmhoumi & Vector Multiply Halfwords, Odd, Unsigned, Modulo, Integer \\
\hline EVX & 4 & 1068 & & & 235 & SP & evmhoumia & Vector Multiply Halfwords, Odd, Unsigned, Modulo, Integer to Accumulator \\
\hline EVX & 4 & 1292 & & & 236 & SP & evmhoumiaaw & Vector Multiply Halfwords, Odd, Unsigned, Modulo, Integer and Accumulate into Words \\
\hline EVX & 4 & 1420 & & & 232 & SP & evmhoumianw & Vector Multiply Halfwords, Odd, Unsigned, Modulo, Integer and Accumulate Negative into Words \\
\hline EVX & 4 & 1284 & & & 236 & SP & evmhousiaaw & Vector Multiply Halfwords, Odd, Unsigned, Saturate, Integer and Accumulate into Words \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{E} & \multicolumn{2}{|l|}{Opcode} & \multirow[t]{2}{*}{} & & & & \\
\hline & Pri & Ext & & Page & Cat \({ }^{1}\) & Mnemonic & Instruction \\
\hline EVX & 4 & 1412 & & 236 & SP & evmhousianw & Vector Multiply Halfwords, Odd, Unsigned, Saturate, Integer and Accumulate Negative into Words \\
\hline EVX & 4 & 1220 & & 237 & SP & evmra & Initialize Accumulator \\
\hline EVX & 4 & 1103 & & 237 & SP & evmwhsmf & Vector Multiply Word High Signed, Modulo, Fractional \\
\hline EVX & 4 & 1135 & & 237 & SP & evmwhsmfa & Vector Multiply Word High Signed, Modulo, Fractional to Accumulator \\
\hline EVX & 4 & 1101 & & 237 & SP & evmwhsmi & Vector Multiply Word High Signed, Modulo, Integer \\
\hline EVX & 4 & 1133 & & 237 & SP & evmwhsmia & Vector Multiply Word High Signed, Modulo, Integer to Accumulator \\
\hline EVX & 4 & 1095 & & 238 & SP & evmwhssf & Vector Multiply Word High Signed, Saturate, Fractional \\
\hline EVX & 4 & 1127 & & 238 & SP & evmwhssfa & Vector Multiply Word High Signed, Saturate, Fractional to Accumulator \\
\hline EVX & 4 & 1100 & & 238 & SP & evmwhumi & Vector Multiply Word High Unsigned, Modulo, Integer \\
\hline EVX & 4 & 1132 & & 238 & SP & evmwhumia & Vector Multiply Word High Unsigned, Modulo, Integer to Accumulator \\
\hline EVX & 4 & 1353 & & 239 & SP & evmwlsmiaaw & Vector Multiply Word Low Signed, Modulo, Integer and Accumulate into Words \\
\hline EVX & 4 & 1481 & & 239 & SP & evmwlsmianw & Vector Multiply Word Low Signed, Modulo, Integer and Accumulate Negative in Words \\
\hline EVX & 4 & 1345 & & 239 & SP & evmwlssiaaw & Vector Multiply Word Low Signed, Saturate, Integer and Accumulate into Words \\
\hline EVX & 4 & 1473 & & 239 & SP & evmwlssianw & Vector Multiply Word Low Signed, Saturate, Integer and Accumulate Negative in Words \\
\hline EVX & 4 & 1096 & & 240 & SP & evmwlumi & Vector Multiply Word Low Unsigned, Modulo, Integer \\
\hline EVX & 4 & 1128 & & 240 & SP & evmwlumia & Vector Multiply Word Low Unsigned, Modulo, Integer to Accumulator \\
\hline EVX & 4 & 1352 & & 240 & SP & evmwlumiaaw & Vector Multiply Word Low Unsigned, Modulo, Integer and Accumulate into Words \\
\hline EVX & 4 & 1480 & & 240 & SP & evmwlumianw & Vector Multiply Word Low Unsigned, Modulo, Integer and Accumulate Negative in Words \\
\hline EVX & 4 & 1344 & & 241 & SP & evmwlusiaaw & Vector Multiply Word Low Unsigned, Saturate, Integer and Accumulate into Words \\
\hline EVX & 4 & 1472 & & 241 & SP & evmwlusianw & Vector Multiply Word Low Unsigned, Saturate, Integer and Accumulate Negative in Words \\
\hline EVX & 4 & 1115 & & 241 & SP & evmwsmf & Vector Multiply Word Signed, Modulo, Fractional \\
\hline EVX & 4 & 1147 & & 241 & SP & evmwsmfa & Vector Multiply Word Signed, Modulo, Fractional to Accumulator \\
\hline EVX & 4 & 1371 & & 242 & SP & evmwsmfaa & Vector Multiply Word Signed, Modulo, Fractional and Accumulate \\
\hline EVX & 4 & 1499 & & 242 & SP & evmwsmfan & Vector Multiply Word Signed, Modulo, Fractional and Accumulate Negative \\
\hline EVX & 4 & 1113 & & 242 & SP & evmwsmi & Vector Multiply Word Signed, Modulo, Integer \\
\hline EVX & 4 & 1145 & & 242 & SP & evmwsmia & Vector Multiply Word Signed, Modulo, Integer to Accumulator \\
\hline EVX & 4 & 1369 & & 242 & SP & evmwsmiaa & Vector Multiply Word Signed, Modulo, Integer and Accumulate \\
\hline EVX & 4 & 1497 & & 242 & SP & evmwsmian & Vector Multiply Word Signed, Modulo, Integer and Accumulate Negative \\
\hline EVX & 4 & 1107 & & 243 & SP & evmwssf & Vector Multiply Word Signed, Saturate, Fractional \\
\hline EVX & 4 & 1139 & & 243 & SP & evmwssfa & Vector Multiply Word Signed, Saturate, Fractional to Accumulator \\
\hline EVX & 4 & 1363 & & 243 & SP & evmwssfaa & Vector Multiply Word Signed, Saturate, Fractional and Accumulate \\
\hline EVX & 4 & 1491 & & 244 & SP & evmwssfan & Vector Multiply Word Signed, Saturate, Fractional and Accumulate Negative \\
\hline EVX & 4 & 1112 & & 244 & SP & evmwumi & Vector Multiply Word Unsigned, Modulo, Integer \\
\hline EVX & 4 & 1144 & & 244 & SP & evmwumia & Vector Multiply Word Unsigned, Modulo, Integer to Accumulator \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multicolumn{2}{|l|}{Opcode} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\[
0
\]}} & & & & \\
\hline & Pri & Ext & & & Page & Cat \({ }^{1}\) & Mnemonic & Instruction \\
\hline EVX & 4 & 738 & & & 278 & SP.FD & efdcfuid & Convert Floating-Point Double-Precision from Unsigned Integer Doubleword \\
\hline EVX & 4 & 750 & & & 276 & SP.FD & efdcmpeq & Floating-Point Double-Precision Compare Equal \\
\hline EVX & 4 & 748 & & & 276 & SP.FD & efdcmpgt & Floating-Point Double-Precision Compare Greater Than \\
\hline EVX & 4 & 749 & & & 276 & SP.FD & efdcmplt & Floating-Point Double-Precision Compare Less Than \\
\hline EVX & 4 & 759 & & & 280 & SP.FD & efdctsf & Convert Floating-Point Double-Precision to Signed Fraction \\
\hline EVX & 4 & 757 & & & 278 & SP.FD & efdctsi & Convert Floating-Point Double-Precision to Signed Integer \\
\hline EVX & 4 & 747 & & & 279 & SP.FD & efdctsidz & Convert Floating-Point Double-Precision to Signed Integer Doubleword with Round toward Zero \\
\hline EVX & 4 & 762 & & & 280 & SP.FD & efdctsiz & Convert Floating-Point Double-Precision to Signed Integer with Round toward Zero \\
\hline EVX & 4 & 758 & & & 280 & SP.FD & efdctuf & Convert Floating-Point Double-Precision to Unsigned Fraction \\
\hline EVX & 4 & 756 & & & 278 & SP.FD & efdctui & Convert Floating-Point Double-Precision to Unsigned Integer \\
\hline EVX & 4 & 746 & & & 279 & SP.FD & efdctuidz & Convert Floating-Point Double-Precision to Unsigned Integer Doubleword with Round toward Zero \\
\hline EVX & 4 & 760 & & & 280 & SP.FD & efdctuiz & Convert Floating-Point Double-Precision to Unsigned Integer with Round toward Zero \\
\hline EVX & 4 & 745 & & & 275 & SP.FD & efddiv & Floating-Point Double-Precision Divide \\
\hline EVX & 4 & 744 & & & 275 & SP.FD & efdmul & Floating-Point Double-Precision Multiply \\
\hline EVX & 4 & 741 & & & 274 & SP.FD & efdnabs & Floating-Point Double-Precision Negative Absolute Value \\
\hline EVX & 4 & 742 & & & 274 & SP.FD & efdneg & Floating-Point Double-Precision Negate \\
\hline EVX & 4 & 737 & & & 275 & SP.FD & efdsub & Floating-Point Double-Precision Subtract \\
\hline EVX & 4 & 766 & & & 277 & SP.FD & efdtsteq & Floating-Point Double-Precision Test Equal \\
\hline EVX & 4 & 764 & & & 276 & SP.FD & efdtstgt & Floating-Point Double-Precision Test Greater Than \\
\hline EVX & 4 & 765 & & & 277 & SP.FD & efdtstlt & Floating-Point Double-Precision Test Less Than \\
\hline EVX & 4 & 719 & & & 281 & SP.FD & efscfd & Floating-Point Single-Precision Convert from DoublePrecision \\
\hline EVX & 4 & 708 & & & 267 & SP.FS & efsabs & Floating-Point Single-Precision Absolute Value \\
\hline EVX & 4 & 704 & & & 268 & SP.FS & efsadd & Floating-Point Single-Precision Add \\
\hline EVX & 4 & 723 & & & 272 & SP.FS & efscfsf & Convert Floating-Point Single-Precision from Signed Fraction \\
\hline EVX & 4 & 721 & & & 272 & SP.FS & efscfsi & Convert Floating-Point Single-Precision from Signed Integer \\
\hline EVX & 4 & 722 & & & 272 & SP.FS & efscfuf & Convert Floating-Point Single-Precision from Unsigned Fraction \\
\hline EVX & 4 & 720 & & & 272 & SP.FS & efscfui & Convert Floating-Point Single-Precision from Unsigned Integer \\
\hline EVX & 4 & 718 & & & 270 & SP.FS & efscmpeq & Floating-Point Single-Precision Compare Equal \\
\hline EVX & 4 & 716 & & & 269 & SP.FS & efscmpgt & Floating-Point Single-Precision Compare Greater Than \\
\hline EVX & 4 & 717 & & & 269 & SP.FS & efscmplt & Floating-Point Single-Precision Compare Less Than \\
\hline EVX & 4 & 727 & & & 273 & SP.FS & efsctsf & Convert Floating-Point Single-Precision to Signed Fraction \\
\hline EVX & 4 & 725 & & & 272 & SP.FS & efsctsi & Convert Floating-Point Single-Precision to Signed Integer \\
\hline EVX & 4 & 730 & & & 273 & SP.FS & efsctsiz & Convert Floating-Point Single-Precision to Signed Integer with Round toward Zero \\
\hline EVX & 4 & 726 & & & 273 & SP.FS & efsctuf & Convert Floating-Point Single-Precision to Unsigned Fraction \\
\hline EVX & 4 & 724 & & & 272 & SP.FS & efsctui & Convert Floating-Point Single-Precision to Unsigned Integer \\
\hline EVX & 4 & 728 & & & 273 & SP.FS & efsctuiz & Convert Floating-Point Single-Precision to Unsigned Integer with Round toward Zero \\
\hline EVX & 4 & 713 & & & 268 & SP.FS & efsdiv & Floating-Point Single-Precision Divide \\
\hline EVX & 4 & 712 & & & 268 & SP.FS & efsmul & Floating-Point Single-Precision Multiply \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{튼} & \multicolumn{2}{|l|}{Opcode} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multirow[b]{2}{*}{Page} & \multirow[b]{2}{*}{Cat \({ }^{1}\)} & \multirow[b]{2}{*}{Mnemonic} & \multirow[b]{2}{*}{Instruction} \\
\hline & Pri & Ext & & & & & & \\
\hline EVX & 4 & 709 & & & 267 & SP.FS & efsnabs & Floating-Point Single-Precision Negative Absolute Value \\
\hline EVX & 4 & 710 & & & 267 & SP.FS & efsneg & Floating-Point Single-Precision Negate \\
\hline EVX & 4 & 705 & & & 268 & SP.FS & efssub & Floating-Point Single-Precision Subtract \\
\hline EVX & 4 & 734 & & & 271 & SP.FS & efststeq & Floating-Point Single-Precision Test Equal \\
\hline EVX & 4 & 732 & & & 270 & SP.FS & efststgt & Floating-Point Single-Precision Test Greater Than \\
\hline EVX & 4 & 733 & & & 271 & SP.FS & efststlt & Floating-Point Single-Precision Test Less Than \\
\hline EVX & 4 & 644 & & & 259 & SP.FV & evfsabs & Vector Floating-Point Single-Precision Absolute Value \\
\hline EVX & 4 & 640 & & & 260 & SP.FV & evfsadd & Vector Floating-Point Single-Precision Add \\
\hline EVX & 4 & 659 & & & 264 & SP.FV & evfscfsf & Vector Convert Floating-Point Single-Precision from Signed Fraction \\
\hline EVX & 4 & 657 & & & 264 & SP.FV & evfscfsi & Vector Convert Floating-Point Single-Precision from Signed Integer \\
\hline EVX & 4 & 658 & & & 264 & SP.FV & evfscfuf & Vector Convert Floating-Point Single-Precision from Unsigned Fraction \\
\hline EVX & 4 & 656 & & & 264 & SP.FV & evfscfui & Vector Convert Floating-Point Single-Precision from Unsigned Integer \\
\hline EVX & 4 & 654 & & & 262 & SP.FV & evfscmpeq & Vector Floating-Point Single-Precision Compare Equal \\
\hline EVX & 4 & 652 & & & 261 & SP.FV & evfscmpgt & Vector Floating-Point Single-Precision Compare Greater Than \\
\hline EVX & 4 & 653 & & & 261 & SP.FV & evfscmplt & Vector Floating-Point Single-Precision Compare Less Than \\
\hline EVX & 4 & 663 & & & 266 & SP.FV & evfsctsf & Vector Convert Floating-Point Single-Precision to Signed Fraction \\
\hline EVX & 4 & 661 & & & 265 & SP.FV & evfsctsi & Vector Convert Floating-Point Single-Precision to Signed Integer \\
\hline EVX & 4 & 666 & & & 265 & SP.FV & evfsctsiz & Vector Convert Floating-Point Single-Precision to Signed Integer with Round toward Zero \\
\hline EVX & 4 & 662 & & & 266 & SP.FV & evfsctuf & Vector Convert Floating-Point Single-Precision to Unsigned Fraction \\
\hline EVX & 4 & 660 & & & 265 & SP.FV & evfsctui & Vector Convert Floating-Point Single-Precision to Unsigned Integer \\
\hline EVX & 4 & 664 & & & 265 & SP.FV & evfsctuiz & Vector Convert Floating-Point Single-Precision to Unsigned Integer with Round toward Zero \\
\hline EVX & 4 & 649 & & & 260 & SP.FV & evfsdiv & Vector Floating-Point Single-Precision Divide \\
\hline EVX & 4 & 648 & & & 260 & SP.FV & evfsmul & Vector Floating-Point Single-Precision Multiply \\
\hline EVX & 4 & 645 & & & 259 & SP.FV & evfsnabs & Vector Floating-Point Single-Precision Negative Absolute Value \\
\hline EVX & 4 & 646 & & & 259 & SP.FV & evfsneg & Vector Floating-Point Single-Precision Negate \\
\hline EVX & 4 & 641 & & & 260 & SP.FV & evfssub & Vector Floating-Point Single-Precision Subtract \\
\hline EVX & 4 & 670 & & & 263 & SP.FV & evfststeq & Vector Floating-Point Single-Precision Test Equal \\
\hline EVX & 4 & 668 & & & 262 & SP.FV & evfststgt & Vector Floating-Point Single-Precision Test Greater Than \\
\hline EVX & 4 & 669 & & & 263 & SP.FV & evfststlt & Vector Floating-Point Single-Precision Test Less Than \\
\hline X & 31 & 7 & & & 146 & V & Ivebx & Load Vector Element Byte Indexed \\
\hline X & 31 & 39 & & & 143 & V & Ivehx & Load Vector Element Halfword Indexed \\
\hline X & 31 & 71 & & & 143 & V & Ivewx & Load Vector Element Word Indexed \\
\hline X & 31 & 6 & & & 148 & V & Ivsi & Load Vector for Shift Left Indexed \\
\hline X & 31 & 38 & & & 148 & V & Ivsr & Load Vector for Shift Right Indexed \\
\hline X & 31 & 103 & & & 144 & V & Ivx & Load Vector Indexed \\
\hline X & 31 & 359 & & & 144 & V & IvxI & Load Vector Indexed Last \\
\hline VX & 4 & 1540 & & & 199 & V & mfvscr & Move From Vector Status and Control Register \\
\hline VX & 4 & 1604 & & & 199 & V & mtvscr & Move To Vector Status and Control Register \\
\hline X & 31 & 135 & & & 146 & V & stvebx & Store Vector Element Byte Indexed \\
\hline X & 31 & 167 & & & 146 & V & stvehx & Store Vector Element Halfword Indexed \\
\hline X & 31 & 199 & & & 147 & V & stvewx & Store Vector Element Word Indexed \\
\hline X & 31 & 231 & & & 144 & V & stvx & Store Vector Indexed \\
\hline X & 31 & 487 & & & 147 & V & stvxl & Store Vector Indexed Last \\
\hline VX & 4 & 384 & & & 160 & V & vaddcuw & Vector Add and Write Carry-Out Unsigned Word \\
\hline VX & 4 & 10 & & & 189 & V & vaddfp & Vector Add Single-Precision \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{튼} & \multicolumn{2}{|l|}{Opcode} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multirow[b]{2}{*}{Page} & \multirow[b]{2}{*}{Cat \({ }^{1}\)} & \multirow[b]{2}{*}{Mnemonic} & \multirow[b]{2}{*}{Instruction} \\
\hline & Pri & Ext & & & & & & \\
\hline VX & 4 & 768 & & & 160 & V & vaddsbs & Vector Add Signed Byte Saturate \\
\hline VX & 4 & 832 & & & 160 & V & vaddshs & Vector Add Signed Halfword Saturate \\
\hline VX & 4 & 896 & & & 160 & V & vaddsws & Vector Add Signed Word Saturate \\
\hline VX & 4 & 0 & & & 161 & V & vaddubm & Vector Add Unsigned Byte Modulo \\
\hline VX & 4 & 512 & & & 162 & V & vaddubs & Vector Add Unsigned Byte Saturate \\
\hline VX & 4 & 64 & & & 161 & V & vadduhm & Vector Add Unsigned Halfword Modulo \\
\hline VX & 4 & 576 & & & 162 & V & vadduhs & Vector Add Unsigned Halfword Saturate \\
\hline VX & 4 & 128 & & & 161 & V & vadduwm & Vector Add Unsigned Word Modulo \\
\hline VX & 4 & 640 & & & 162 & V & vadduws & Vector Add Unsigned Word Saturate \\
\hline VX & 4 & 1028 & & & 184 & V & vand & Vector Logical AND \\
\hline VX & 4 & 1092 & & & 184 & V & vandc & Vector Logical AND with Complement \\
\hline VX & 4 & 1282 & & & 175 & V & vavgsb & Vector Average Signed Byte \\
\hline VX & 4 & 1346 & & & 175 & V & vavgsh & Vector Average Signed Halfword \\
\hline VX & 4 & 1410 & & & 175 & V & vavgsw & Vector Average Signed Word \\
\hline VX & 4 & 1026 & & & 176 & V & vavgub & Vector Average Unsigned Byte \\
\hline VX & 4 & 1090 & & & 176 & V & vavguh & Vector Average Unsigned Halfword \\
\hline VX & 4 & 1154 & & & 176 & V & vavguw & Vector Average Unsigned Word \\
\hline VX & 4 & 842 & & & 193 & V & vcfsx & Vector Convert From Signed Fixed-Point Word \\
\hline VX & 4 & 778 & & & 193 & V & vcfux & Vector Convert From Unsigned Fixed-Point Word \\
\hline VC & 4 & 966 & & & 195 & V & vcmpbfp[.] & Vector Compare Bounds Single-Precision \\
\hline VC & 4 & 198 & & & 195 & V & vcmpeafp[.] & Vector Compare Equal To Single-Precision \\
\hline VC & 4 & 6 & & & 181 & V & vcmpequb[.] & Vector Compare Equal To Unsigned Byte \\
\hline VC & 4 & 70 & & & 181 & V & vcmpequh[.] & Vector Compare Equal To Unsigned Halfword \\
\hline VC & 4 & 134 & & & 182 & V & vcmpequw[.] & Vector Compare Equal To Unsigned Word \\
\hline VC & 4 & 454 & & & 196 & V & vcmpgefp[.] & Vector Compare Greater Than or Equal To Single-Precision \\
\hline VC & 4 & 710 & & & 196 & V & vcmpgtfp[.] & Vector Compare Greater Than Single-Precision \\
\hline VC & 4 & 774 & & & 182 & V & vcmpgtsb[.] & Vector Compare Greater Than Signed Byte \\
\hline VC & 4 & 838 & & & 182 & V & vcmpgtsh[.] & Vector Compare Greater Than Signed Halfword \\
\hline VC & 4 & 902 & & & 182 & V & vcmpgtsw[.] & Vector Compare Greater Than Signed Word \\
\hline VC & 4 & 518 & & & 183 & V & vcmpgtub[.] & Vector Compare Greater Than Unsigned Byte \\
\hline VC & 4 & 582 & & & 183 & V & vcmpgtuh[.] & Vector Compare Greater Than Unsigned Halfword \\
\hline VC & 4 & 646 & & & 183 & V & vcmpgtuw[.] & Vector Compare Greater Than Unsigned Word \\
\hline VX & 4 & 970 & & & 192 & V & vctsxs & Vector Convert To Signed Fixed-Point Word Saturate \\
\hline VX & 4 & 906 & & & 192 & V & vctuxs & Vector Convert To Unsigned Fixed-Point Word Saturate \\
\hline VX & 4 & 394 & & & 197 & V & vexptefp & Vector 2 Raised to the Exponent Estimate FloatingPoint \\
\hline VX & 4 & 458 & & & 197 & V & vlogefp & Vector Log Base 2 Estimate Floating-Point \\
\hline VA & 4 & 46 & & & 190 & V & vmaddfp & Vector Multiply-Add Single-Precision \\
\hline VX & 4 & 1034 & & & 191 & V & vmaxfp & Vector Maximum Single-Precision \\
\hline VX & 4 & 258 & & & 177 & V & vmaxsb & Vector Maximum Signed Byte \\
\hline VX & 4 & 322 & & & 177 & V & vmaxsh & Vector Maximum Signed Halfword \\
\hline VX & 4 & 386 & & & 177 & V & vmaxsw & Vector Maximum Signed Word \\
\hline VX & 4 & 2 & & & 178 & V & vmaxub & Vector Maximum Unsigned Byte \\
\hline VX & 4 & 66 & & & 178 & V & vmaxuh & Vector Maximum Unsigned Halfword \\
\hline VX & 4 & 130 & & & 178 & V & vmaxuw & Vector Maximum Unsigned Word \\
\hline VA & 4 & 32 & & & 168 & V & vmhaddshs & Vector Multiply-High-Add Signed Halfword Saturate \\
\hline VA & 4 & 33 & & & 168 & V & vmhraddshs & Vector Multiply-High-Round-Add Signed Halfword Satu-
rate \\
\hline VX & 4 & 1098 & & & 191 & V & vminfp & Vector Minimum Single-Precision \\
\hline VX & 4 & 770 & & & 179 & V & vminsb & Vector Minimum Signed Byte \\
\hline VX & 4 & 834 & & & 179 & V & vminsh & Vector Minimum Signed Halfword \\
\hline VX & 4 & 898 & & & 179 & V & vminsw & Vector Minimum Signed Word \\
\hline VX & 4 & 514 & & & 180 & V & vminub & Vector Minimum Unsigned Byte \\
\hline VX & 4 & 578 & & & 180 & V & vminuh & Vector Minimum Unsigned Halfword \\
\hline VX & 4 & 642 & & & 180 & V & vminuw & Vector Minimum Unsigned Word \\
\hline VA & 4 & 34 & & & 169 & V & vmladduhm & Vector Multiply-Low-Add Unsigned Halfword Modulo \\
\hline VX & 4 & 12 & & & 154 & V & vmrghb & Vector Merge High Byte \\
\hline VX & 4 & 76 & & & 154 & V & vmrghh & Vector Merge High Halfword \\
\hline VX & 4 & 140 & & & 154 & V & vmrghw & Vector Merge High Word \\
\hline VX & 4 & 268 & & & 155 & V & vmrglb & Vector Merge Low Byte \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{통} & \multicolumn{2}{|l|}{Opcode} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multirow[b]{2}{*}{Page} & \multirow[b]{2}{*}{Cat \({ }^{1}\)} & \multirow[b]{2}{*}{Mnemonic} & \multirow[b]{2}{*}{Instruction} \\
\hline & Pri & Ext & & & & & & \\
\hline VX & 4 & 332 & & & 155 & V & vmrglh & Vector Merge Low Halfword \\
\hline VX & 4 & 396 & & & 155 & V & vmrglw & Vector Merge Low Word \\
\hline VA & 4 & 37 & & & 170 & V & vmsummbm & Vector Multiply-Sum Mixed Byte Modulo \\
\hline VA & 4 & 40 & & & 170 & V & vmsumshm & Vector Multiply-Sum Signed Halfword Modulo \\
\hline VA & 4 & 41 & & & 171 & V & vmsumshs & Vector Multiply-Sum Signed Halfword Saturate \\
\hline VA & 4 & 36 & & & 169 & V & vmsumubm & Vector Multiply-Sum Unsigned Byte Modulo \\
\hline VA & 4 & 38 & & & 171 & V & vmsumuhm & Vector Multiply-Sum Unsigned Halfword Modulo \\
\hline VA & 4 & 39 & & & 172 & V & vmsumuhs & Vector Multiply-Sum Unsigned Halfword Saturate \\
\hline VX & 4 & 776 & & & 166 & V & vmulesb & Vector Multiply Even Signed Byte \\
\hline VX & 4 & 840 & & & 166 & V & vmulesh & Vector Multiply Even Signed Halfword \\
\hline VX & 4 & 520 & & & 166 & V & vmuleub & Vector Multiply Even Unsigned Byte \\
\hline VX & 4 & 584 & & & 166 & V & vmuleuh & Vector Multiply Even Unsigned Halfword \\
\hline VX & 4 & 264 & & & 167 & V & vmulosb & Vector Multiply Odd Signed Byte \\
\hline VX & 4 & 328 & & & 167 & V & vmulosh & Vector Multiply Odd Signed Halfword \\
\hline VX & 4 & 8 & & & 167 & V & vmuloub & Vector Multiply Odd Unsigned Byte \\
\hline VX & 4 & 72 & & & 167 & V & vmulouh & Vector Multiply Odd Unsigned Halfword \\
\hline VA & 4 & 47 & & & 190 & V & vnmsubfp & Vector Negative Multiply-Subtract Single-Precision \\
\hline VX & 4 & 1284 & & & 184 & V & vnor & Vector Logical NOR \\
\hline VX & 4 & 1156 & & & 184 & V & vor & Vector Logical OR \\
\hline VA & 4 & 43 & & & 157 & V & vperm & Vector Permute \\
\hline VX & 4 & 782 & & & 149 & V & vpkpx & Vector Pack Pixel \\
\hline VX & 4 & 398 & & & 150 & V & vpkshss & Vector Pack Signed Halfword Signed Saturate \\
\hline VX & 4 & 270 & & & 150 & V & vpkshus & Vector Pack Signed Halfword Unsigned Saturate \\
\hline VX & 4 & 462 & & & 150 & V & vpkswss & Vector Pack Signed Word Signed Saturate \\
\hline VX & 4 & 334 & & & 150 & V & vpkswus & Vector Pack Signed Word Unsigned Saturate \\
\hline VX & 4 & 14 & & & 151 & V & vpkuhum & Vector Pack Unsigned Halfword Unsigned Modulo \\
\hline VX & 4 & 142 & & & 151 & V & vpkuhus & Vector Pack Unsigned Halfword Unsigned Saturate \\
\hline VX & 4 & 78 & & & 151 & V & vpkuwum & Vector Pack Unsigned Word Unsigned Modulo \\
\hline VX & 4 & 206 & & & 151 & V & vpkuwus & Vector Pack Unsigned Word Unsigned Saturate \\
\hline VX & 4 & 266 & & & 198 & V & vrefp & Vector Reciprocal Estimate Single-Precision \\
\hline VX & 4 & 714 & & & 194 & V & vrfim & Vector Round to Single-Precision Integer toward -Infinity \\
\hline VX & 4 & 522 & & & 194 & V & vrfin & Vector Round to Single-Precision Integer Nearest \\
\hline VX & 4 & 650 & & & 194 & V & vrfip & Vector Round to Single-Precision Integer toward +Infinity \\
\hline VX & 4 & 586 & & & 194 & V & vrfiz & Vector Round to Single-Precision Integer toward Zero \\
\hline VX & 4 & 4 & & & 185 & V & vrlb & Vector Rotate Left Byte \\
\hline VX & 4 & 68 & & & 185 & V & vrlh & Vector Rotate Left Halfword \\
\hline VX & 4 & 132 & & & 185 & V & vrlw & Vector Rotate Left Word \\
\hline VX & 4 & 330 & & & 198 & V & vrsqrtefp & Vector Reciprocal Square Root Estimate Single-Precision \\
\hline VA & 4 & 42 & & & 157 & V & vsel & Vector Select \\
\hline VX & 4 & 452 & & & 158 & V & vsl & Vector Shift Left \\
\hline VX & 4 & 260 & & & 186 & V & vslb & Vector Shift Left Byte \\
\hline VA & 4 & 44 & & & 158 & V & vsldoi & Vector Shift Left Double by Octet Immediate \\
\hline VX & 4 & 324 & & & 186 & V & vslh & Vector Shift Left Halfword \\
\hline VX & 4 & 1036 & & & 158 & V & vslo & Vector Shift Left by Octet \\
\hline VX & 4 & 388 & & & 186 & V & vslw & Vector Shift Left Word \\
\hline VX & 4 & 524 & & & 156 & V & vspltb & Vector Splat Byte \\
\hline VX & 4 & 588 & & & 156 & V & vsplth & Vector Splat Halfword \\
\hline VX & 4 & 780 & & & 156 & V & vspltisb & Vector Splat Immediate Signed Byte \\
\hline VX & 4 & 844 & & & 156 & V & vspltish & Vector Splat Immediate Signed Halfword \\
\hline VX & 4 & 908 & & & 156 & V & vspltisw & Vector Splat Immediate Signed Word \\
\hline \(V X\) & 4 & 652 & & & 156 & V & vspltw & Vector Splat Word \\
\hline VX & 4 & 708 & & & 159 & V & vsr & Vector Shift Right \\
\hline VX & 4 & 772 & & & 188 & V & vsrab & Vector Shift Right Algebraic Byte \\
\hline VX & 4 & 836 & & & 188 & V & vsrah & Vector Shift Right Algebraic Halfword \\
\hline VX & 4 & 900 & & & 188 & V & vsraw & Vector Shift Right Algebraic Word \\
\hline VX & 4 & 516 & & & 187 & V & vsrb & Vector Shift Right Byte \\
\hline VX & 4 & 580 & & & 187 & V & vsrh & Vector Shift Right Halfword \\
\hline VX & 4 & 1100 & & & 159 & V & vsro & Vector Shift Right by Octet \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{\[
\begin{array}{|l|l|l|}
\hline \text { E } \\
\text { O }
\end{array}
\]} & \multicolumn{2}{|l|}{Opcode} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multirow[b]{2}{*}{Page} & \multirow[b]{2}{*}{Cat \({ }^{1}\)} & \multirow[b]{2}{*}{Mnemonic} & \multirow[b]{2}{*}{Instruction} \\
\hline & Pri & Ext & & & & & & \\
\hline VX & 4 & 644 & & & 187 & V & vsrw & Vector Shift Right Word \\
\hline VX & 4 & 1408 & & & 163 & V & vsubcuw & Vector Subtract and Write Carry-Out Unsigned Word \\
\hline VX & 4 & 74 & & & 189 & V & vsubfp & Vector Subtract Single-Precision \\
\hline VX & 4 & 1792 & & & 163 & V & vsubsbs & Vector Subtract Signed Byte Saturate \\
\hline VX & 4 & 1856 & & & 163 & V & vsubshs & Vector Subtract Signed Halfword Saturate \\
\hline VX & 4 & 1920 & & & 163 & V & vsubsws & Vector Subtract Signed Word Saturate \\
\hline VX & 4 & 1024 & & & 164 & V & vsububm & Vector Subtract Unsigned Byte Modulo \\
\hline VX & 4 & 1536 & & & 165 & V & vsububs & Vector Subtract Unsigned Byte Saturate \\
\hline VX & 4 & 1088 & & & 164 & V & vsubuhm & Vector Subtract Unsigned Halfword Modulo \\
\hline VX & 4 & 1600 & & & 164 & V & vsubuhs & Vector Subtract Unsigned Halfword Saturate \\
\hline VX & 4 & 1152 & & & 164 & V & vsubuwm & Vector Subtract Unsigned Word Modulo \\
\hline VX & 4 & 1664 & & & 165 & V & vsubuws & Vector Subtract Unsigned Word Saturate \\
\hline VX & 4 & 1672 & & & 173 & V & vsum2sws & Vector Sum across Half Signed Word Saturate \\
\hline VX & 4 & 1800 & & & 174 & V & vsum4sbs & Vector Sum across Quarter Signed Byte Saturate \\
\hline VX & 4 & 1608 & & & 174 & V & vsum4shs & Vector Sum across Quarter Signed Halfword Saturate \\
\hline VX & 4 & 1544 & & & 174 & V & vsum4ubs & Vector Sum across Quarter Unsigned Byte Saturate \\
\hline VX & 4 & 1928 & & & 173 & V & vsumsws & Vector Sum across Signed Word Saturate \\
\hline VX & 4 & 846 & & & 152 & V & vupkhpx & Vector Unpack High Pixel \\
\hline VX & 4 & 526 & & & 152 & V & vupkhsb & Vector Unpack High Signed Byte \\
\hline VX & 4 & 590 & & & 152 & V & vupkhsh & Vector Unpack High Signed Halfword \\
\hline VX & 4 & 974 & & & 153 & V & vupklpx & Vector Unpack Low Pixel \\
\hline VX & 4 & 654 & & & 153 & V & vupklsb & Vector Unpack Low Signed Byte \\
\hline VX & 4 & 718 & & & 153 & V & vupklsh & Vector Unpack Low Signed Halfword \\
\hline VX & 4 & 1220 & & & 184 & V & vxor & Vector Logical XOR \\
\hline X & 31 & 62 & & & 375 & WT & wait & Wait \\
\hline
\end{tabular}

\footnotetext{
1 See the key to the mode dependency and privilege columns on page 839 and the key to the category column in Section 1.3.5 of Book I.
}

\title{
Appendix H. Power ISA Instruction Set Sorted by Opcode
}

This appendix lists all the instructions in the Power ISA, in order by opcode.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{|튼} & \multicolumn{2}{|l|}{Opcode} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multirow[b]{2}{*}{Page} & \multirow[b]{2}{*}{Cat \({ }^{1}\)} & \multirow[b]{2}{*}{Mnemonic} & \multirow[b]{2}{*}{Instruction} \\
\hline & Pri & Ext & & & & & & \\
\hline D & 2 & & & & 70 & 64 & tdi & Trap Doubleword Immediate \\
\hline D & 3 & & & & 69 & B & twi & Trap Word Immediate \\
\hline VX & 4 & 0 & & & 161 & V & vaddubm & Vector Add Unsigned Byte Modulo \\
\hline VX & 4 & 2 & & & 178 & V & vmaxub & Vector Maximum Unsigned Byte \\
\hline VX & 4 & 4 & & & 185 & V & vrlb & Vector Rotate Left Byte \\
\hline VC & 4 & 6 & & & 181 & V & vcmpequb[.] & Vector Compare Equal To Unsigned Byte \\
\hline X & 4 & 8 & & & 295 & LMA & mulhhwu[.] & Multiply High Halfword to Word Unsigned \\
\hline VX & 4 & 8 & & & 167 & V & vmuloub & Vector Multiply Odd Unsigned Byte \\
\hline VX & 4 & 10 & & & 189 & V & vaddfp & Vector Add Single-Precision \\
\hline XO & 4 & 12 & & & 292 & LMA & machhwu[0][.] & Multiply Accumulate High Halfword to Word Modulo Unsigned \\
\hline VX & 4 & 12 & & & 154 & V & vmrghb & Vector Merge High Byte \\
\hline VX & 4 & 14 & & & 151 & V & vpkuhum & Vector Pack Unsigned Halfword Unsigned Modulo \\
\hline VA & 4 & 32 & & & 168 & V & vmhaddshs & Vector Multiply-High-Add Signed Halfword Saturate \\
\hline VA & 4 & 33 & & & 168 & V & vmhraddshs & Vector Multiply-High-Round-Add Signed Halfword Saturate \\
\hline VA & 4 & 34 & & & 169 & V & vmladduhm & Vector Multiply-Low-Add Unsigned Halfword Modulo \\
\hline VA & 4 & 36 & & & 169 & V & vmsumubm & Vector Multiply-Sum Unsigned Byte Modulo \\
\hline VA & 4 & 37 & & & 170 & V & vmsummbm & Vector Multiply-Sum Mixed Byte Modulo \\
\hline VA & 4 & 38 & & & 171 & V & vmsumuhm & Vector Multiply-Sum Unsigned Halfword Modulo \\
\hline VA & 4 & 39 & & & 172 & V & vmsumuhs & Vector Multiply-Sum Unsigned Halfword Saturate \\
\hline X & 4 & 40 & & & 295 & LMA & mulhhw[.] & Multiply High Halfword to Word Signed \\
\hline VA & 4 & 40 & & & 170 & V & vmsumshm & Vector Multiply-Sum Signed Halfword Modulo \\
\hline VA & 4 & 41 & & & 171 & V & vmsumshs & Vector Multiply-Sum Signed Halfword Saturate \\
\hline VA & 4 & 42 & & & 157 & V & vsel & Vector Select \\
\hline VA & 4 & 43 & & & 157 & V & vperm & Vector Permute \\
\hline XO & 4 & 44 & & & 291 & LMA & machhw[0][.] & Multiply Accumulate High Halfword to Word Modulo Signed \\
\hline VA & 4 & 44 & & & 158 & V & vsldoi & Vector Shift Left Double by Octet Immediate \\
\hline XO & 4 & 46 & & & 297 & LMA & nmachhw[0][.] & Negative Multiply Accumulate High Halfword to Word Modulo Signed \\
\hline VA & 4 & 46 & & & 190 & V & vmaddfp & Vector Multiply-Add Single-Precision \\
\hline VA & 4 & 47 & & & 190 & V & vnmsubfp & Vector Negative Multiply-Subtract Single-Precision \\
\hline VX & 4 & 64 & & & 161 & V & vadduhm & Vector Add Unsigned Halfword Modulo \\
\hline VX & 4 & 66 & & & 178 & V & vmaxuh & Vector Maximum Unsigned Halfword \\
\hline VX & 4 & 68 & & & 185 & V & vrlh & Vector Rotate Left Halfword \\
\hline VC & 4 & 70 & & & 181 & V & vcmpequh[.] & Vector Compare Equal To Unsigned Halfword \\
\hline VX & 4 & 72 & & & 167 & V & vmulouh & Vector Multiply Odd Unsigned Halfword \\
\hline VX & 4 & 74 & & & 189 & V & vsubfp & Vector Subtract Single-Precision \\
\hline XO & 4 & 76 & & & 292 & LMA & machhwsu[0][.] & Multiply Accumulate High Halfword to Word Saturate Unsigned \\
\hline VX & 4 & 76 & & & 154 & V & vmrghh & Vector Merge High Halfword \\
\hline VX & 4 & 78 & & & 151 & V & vpkuwum & Vector Pack Unsigned Word Unsigned Modulo \\
\hline EVS & 4 & 79 & & & 247 & SP & evsel & Vector Select \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multicolumn{2}{|l|}{Opcode} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multirow[b]{2}{*}{Page} & \multirow[b]{2}{*}{Cat \({ }^{1}\)} & \multirow[b]{2}{*}{Mnemonic} & \multirow[b]{2}{*}{Instruction} \\
\hline & Pri & Ext & & & & & & \\
\hline XO & 4 & 108 & & & 291 & LMA & machhws[0][.] & Multiply Accumulate High Halfword to Word Saturate Signed \\
\hline XO & 4 & 110 & & & 297 & LMA & nmachhws[o][.] & Negative Multiply Accumulate High Halfword to Word Saturate Signed \\
\hline VX & 4 & 128 & & & 161 & V & vadduwm & Vector Add Unsigned Word Modulo \\
\hline VX & 4 & 130 & & & 178 & V & vmaxuw & Vector Maximum Unsigned Word \\
\hline VX & 4 & 132 & & & 185 & V & vrlw & Vector Rotate Left Word \\
\hline VC & 4 & 134 & & & 182 & V & vcmpequw[.] & Vector Compare Equal To Unsigned Word \\
\hline X & 4 & 136 & & & 294 & LMA & mulchwu[.] & Multiply Cross Halfword to Word Unsigned \\
\hline XO & 4 & 140 & & & 290 & LMA & macchwu[0][.] & Multiply Accumulate Cross Halfword to Word Modulo Unsigned \\
\hline VX & 4 & 140 & & & 154 & V & vmrghw & Vector Merge High Word \\
\hline VX & 4 & 142 & & & 151 & V & vpkuhus & Vector Pack Unsigned Halfword Unsigned Saturate \\
\hline X & 4 & 168 & & & 294 & LMA & mulchw[.] & Multiply Cross Halfword to Word Signed \\
\hline XO & 4 & 172 & & & 289 & LMA & macchw[o][.] & Multiply Accumulate Cross Halfword to Word Modulo Signed \\
\hline XO & 4 & 174 & & & 296 & LMA & nmacchw[0][.] & Negative Multiply Accumulate Cross Halfword to Word Modulo Signed \\
\hline VC & 4 & 198 & & & 195 & V & vcmpeafp[.] & Vector Compare Equal To Single-Precision \\
\hline XO & 4 & 204 & & & 290 & LMA & macchwsu[0][.] & Multiply Accumulate Cross Halfword to Word Saturate Unsigned \\
\hline VX & 4 & 206 & & & 151 & V & vpkuwus & Vector Pack Unsigned Word Unsigned Saturate \\
\hline XO & 4 & 236 & & & 289 & LMA & macchws[0][.] & Multiply Accumulate Cross Halfword to Word Saturate Signed \\
\hline XO & 4 & 238 & & & 296 & LMA & nmacchws[0][.] & Negative Multiply Accumulate Cross Halfword to Word Saturate Signed \\
\hline VX & 4 & 258 & & & 177 & V & vmaxsb & Vector Maximum Signed Byte \\
\hline VX & 4 & 260 & & & 186 & V & vslb & Vector Shift Left Byte \\
\hline VX & 4 & 264 & & & 167 & V & vmulosb & Vector Multiply Odd Signed Byte \\
\hline VX & 4 & 266 & & & 198 & V & vrefp & Vector Reciprocal Estimate Single-Precision \\
\hline VX & 4 & 268 & & & 155 & V & vmrglb & Vector Merge Low Byte \\
\hline VX & 4 & 270 & & & 150 & V & vpkshus & Vector Pack Signed Halfword Unsigned Saturate \\
\hline VX & 4 & 322 & & & 177 & V & vmaxsh & Vector Maximum Signed Halfword \\
\hline VX & 4 & 324 & & & 186 & V & vslh & Vector Shift Left Halfword \\
\hline VX & 4 & 328 & & & 167 & V & vmulosh & Vector Multiply Odd Signed Halfword \\
\hline VX & 4 & 330 & & & 198 & V & vrsqrtefp & Vector Reciprocal Square Root Estimate Single-Precision \\
\hline VX & 4 & 332 & & & 155 & V & vmrglh & Vector Merge Low Halfword \\
\hline VX & 4 & 334 & & & 150 & V & vpkswus & Vector Pack Signed Word Unsigned Saturate \\
\hline VX & 4 & 384 & & & 160 & V & vaddcuw & Vector Add and Write Carry-Out Unsigned Word \\
\hline VX & 4 & 386 & & & 177 & V & vmaxsw & Vector Maximum Signed Word \\
\hline VX & 4 & 388 & & & 186 & V & vslw & Vector Shift Left Word \\
\hline X & 4 & 392 & & & 295 & LMA & mullhwu[.] & Multiply Low Halfword to Word Unsigned \\
\hline VX & 4 & 394 & & & 197 & V & vexptefp & Vector 2 Raised to the Exponent Estimate FloatingPoint \\
\hline XO & 4 & 396 & & & 294 & LMA & maclhwu[0][.] & Multiply Accumulate Low Halfword to Word Modulo Unsigned \\
\hline VX & 4 & 396 & & & 155 & V & vmrglw & Vector Merge Low Word \\
\hline VX & 4 & 398 & & & 150 & V & vpkshss & Vector Pack Signed Halfword Signed Saturate \\
\hline X & 4 & 424 & & & 295 & LMA & mullhw[.] & Multiply Low Halfword to Word Signed \\
\hline XO & 4 & 428 & & & 293 & LMA & maclhw[0][.] & Multiply Accumulate Low Halfword to Word Modulo Signed \\
\hline XO & 4 & 430 & & & 298 & LMA & nmaclhw[0][.] & Negative Multiply Accumulate Low Halfword to Word Modulo Signed \\
\hline VX & 4 & 452 & & & 158 & V & & Vector Shift Left \\
\hline VC & 4 & 454 & & & 196 & V & vcmpgefp[.] & Vector Compare Greater Than or Equal To Single-Precision \\
\hline VX & 4 & 458 & & & 197 & V & vlogefp & Vector Log Base 2 Estimate Floating-Point \\
\hline XO & 4 & 460 & & & 294 & LMA & maclhwsu[0][.] & Multiply Accumulate Low Halfword to Word Saturate Unsigned \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{|E} & \multicolumn{2}{|l|}{Opcode} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\[
\frac{0}{0}{ }^{\circ}
\]}} & \multirow[b]{2}{*}{Page} & \multirow[b]{2}{*}{Cat \({ }^{1}\)} & \multirow[b]{2}{*}{Mnemonic} & \multirow[b]{2}{*}{Instruction} \\
\hline & Pri & Ext & & & & & & \\
\hline VX & 4 & 640 & & & 162 & V & vadduws & Vector Add Unsigned Word Saturate \\
\hline EVX & 4 & 641 & & & 260 & SP.FV & evfssub & Vector Floating-Point Single-Precision Subtract \\
\hline VX & 4 & 642 & & & 180 & V & vminuw & Vector Minimum Unsigned Word \\
\hline EVX & 4 & 644 & & & 259 & SP.FV & evfsabs & Vector Floating-Point Single-Precision Absolute Value \\
\hline VX & 4 & 644 & & & 187 & V & vsrw & Vector Shift Right Word \\
\hline EVX & 4 & 645 & & & 259 & SP.FV & evfsnabs & Vector Floating-Point Single-Precision Negative Absolute Value \\
\hline EVX & 4 & 646 & & & 259 & SP.FV & evfsneg & Vector Floating-Point Single-Precision Negate \\
\hline VC & 4 & 646 & & & 183 & V & vcmpgtuw[.] & Vector Compare Greater Than Unsigned Word \\
\hline EVX & 4 & 648 & & & 260 & SP.FV & evfsmul & Vector Floating-Point Single-Precision Multiply \\
\hline EVX & 4 & 649 & & & 260 & SP.FV & evfsdiv & Vector Floating-Point Single-Precision Divide \\
\hline VX & 4 & 650 & & & 194 & V & vrfip & Vector Round to Single-Precision Integer toward +Infinity \\
\hline EVX & 4 & 652 & & & 261 & SP.FV & evfscmpgt & Vector Floating-Point Single-Precision Compare Greater Than \\
\hline VX & 4 & 652 & & & 156 & V & vspltw & Vector Splat Word \\
\hline EVX & 4 & 653 & & & 261 & SP.FV & evfscmplt & Vector Floating-Point Single-Precision Compare Less Than \\
\hline EVX & 4 & 654 & & & 262 & SP.FV & evfscmpeq & Vector Floating-Point Single-Precision Compare Equal \\
\hline VX & 4 & 654 & & & 153 & V & vupklsb & Vector Unpack Low Signed Byte \\
\hline EVX & 4 & 656 & & & 264 & SP.FV & evfscfui & Vector Convert Floating-Point Single-Precision from Unsigned Integer \\
\hline EVX & 4 & 657 & & & 264 & SP.FV & evfscfsi & Vector Convert Floating-Point Single-Precision from Signed Integer \\
\hline EVX & 4 & 658 & & & 264 & SP.FV & evfscfuf & Vector Convert Floating-Point Single-Precision from Unsigned Fraction \\
\hline EVX & 4 & 659 & & & 264 & SP.FV & evfscfsf & Vector Convert Floating-Point Single-Precision from Signed Fraction \\
\hline EVX & 4 & 660 & & & 265 & SP.FV & evfsctui & Vector Convert Floating-Point Single-Precision to Unsigned Integer \\
\hline EVX & 4 & 661 & & & 265 & SP.FV & evfsctsi & Vector Convert Floating-Point Single-Precision to Signed Integer \\
\hline EVX & 4 & 662 & & & 266 & SP.FV & evfsctuf & Vector Convert Floating-Point Single-Precision to Unsigned Fraction \\
\hline EVX & 4 & 663 & & & 266 & SP.FV & evfsctsf & Vector Convert Floating-Point Single-Precision to Signed Fraction \\
\hline EVX & 4 & 664 & & & 265 & SP.FV & evfsctuiz & Vector Convert Floating-Point Single-Precision to Unsigned Integer with Round toward Zero \\
\hline EVX & 4 & 666 & & & 265 & SP.FV & evfsctsiz & Vector Convert Floating-Point Single-Precision to Signed Integer with Round toward Zero \\
\hline EVX & 4 & 668 & & & 262 & SP.FV & evfststgt & Vector Floating-Point Single-Precision Test Greater Than \\
\hline EVX & 4 & 669 & & & 263 & SP.FV & evfststlt & Vector Floating-Point Single-Precision Test Less Than \\
\hline EVX & 4 & 670 & & & 263 & SP.FV & evfststeq & Vector Floating-Point Single-Precision Test Equal \\
\hline EVX & 4 & 704 & & & 268 & SP.FS & efsadd & Floating-Point Single-Precision Add \\
\hline EVX & 4 & 705 & & & 268 & SP.FS & efssub & Floating-Point Single-Precision Subtract \\
\hline EVX & 4 & 708 & & & 267 & SP.FS & efsabs & Floating-Point Single-Precision Absolute Value \\
\hline VX & 4 & 708 & & & 159 & V & vsr & Vector Shift Right \\
\hline EVX & 4 & 709 & & & 267 & SP.FS & efsnabs & Floating-Point Single-Precision Negative Absolute Value \\
\hline EVX & 4 & 710 & & & 267 & SP.FS & efsneg & Floating-Point Single-Precision Negate \\
\hline VC & 4 & 710 & & & 196 & V & vcmpgtfp[.] & Vector Compare Greater Than Single-Precision \\
\hline EVX & 4 & 712 & & & 268 & SP.FS & efsmul & Floating-Point Single-Precision Multiply \\
\hline EVX & 4 & 713 & & & 268 & SP.FS & efsdiv & Floating-Point Single-Precision Divide \\
\hline VX & 4 & 714 & & & 194 & V & vrfim & Vector Round to Single-Precision Integer toward -Infinity \\
\hline EVX & 4 & 716 & & & 269 & SP.FS & efscmpgt & Floating-Point Single-Precision Compare Greater Than \\
\hline EVX & 4 & 717 & & & 269 & SP.FS & efscmplt & Floating-Point Single-Precision Compare Less Than \\
\hline EVX & 4 & 718 & & & 270 & SP.FS & efscmpeq & Floating-Point Single-Precision Compare Equal \\
\hline VX & 4 & 718 & & & 153 & V & vupklsh & Vector Unpack Low Signed Halfword \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{E 튼} & \multicolumn{2}{|l|}{Opcode} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{若「:}} & \multirow[b]{2}{*}{Page} & \multirow[b]{2}{*}{Cat \({ }^{1}\)} & \multirow[b]{2}{*}{Mnemonic} & \multirow[b]{2}{*}{Instruction} \\
\hline & Pri & Ext & & & & & & \\
\hline EVX & 4 & 758 & & & 280 & SP.FD & efdctuf & Convert Floating-Point Double-Precision to Unsigned Fraction \\
\hline EVX & 4 & 759 & & & 280 & SP.FD & efdctsf & Convert Floating-Point Double-Precision to Signed Fraction \\
\hline EVX & 4 & 760 & & & 280 & SP.FD & efdctuiz & Convert Floating-Point Double-Precision to Unsigned Integer with Round toward Zero \\
\hline EVX & 4 & 762 & & & 280 & SP.FD & efdctsiz & Convert Floating-Point Double-Precision to Signed Integer with Round toward Zero \\
\hline EVX & 4 & 764 & & & 276 & SP.FD & efdtstgt & Floating-Point Double-Precision Test Greater Than \\
\hline EVX & 4 & 765 & & & 277 & SP.FD & efdtstlt & Floating-Point Double-Precision Test Less Than \\
\hline EVX & 4 & 766 & & & 277 & SP.FD & efdtsteq & Floating-Point Double-Precision Test Equal \\
\hline EVX & 4 & 768 & & & 214 & SP & evlddx & Vector Load Double Word into Double Word Indexed \\
\hline VX & 4 & 768 & & & 160 & V & vaddsbs & Vector Add Signed Byte Saturate \\
\hline EVX & 4 & 769 & & & 214 & SP & evidd & Vector Load Double Word into Double Word \\
\hline EVX & 4 & 770 & & & 215 & SP & evldwx & Vector Load Double into Two Words Indexed \\
\hline VX & 4 & 770 & & & 179 & V & vminsb & Vector Minimum Signed Byte \\
\hline EVX & 4 & 771 & & & 215 & SP & evldw & Vector Load Double into Two Words \\
\hline EVX & 4 & 772 & & & 214 & SP & evldhx & Vector Load Double into Four Halfwords Indexed \\
\hline VX & 4 & 772 & & & 188 & V & vsrab & Vector Shift Right Algebraic Byte \\
\hline EVX & 4 & 773 & & & 214 & SP & evldh & Vector Load Double into Four Halfwords \\
\hline VC & 4 & 774 & & & 182 & V & vcmpgtsb[.] & Vector Compare Greater Than Signed Byte \\
\hline EVX & 4 & 776 & & & 215 & SP & evlhhesplatx & Vector Load Halfword into Halfwords Even and Splat Indexed \\
\hline VX & 4 & 776 & & & 166 & V & vmulesb & Vector Multiply Even Signed Byte \\
\hline EVX & 4 & 777 & & & 215 & SP & evlhhesplat & Vector Load Halfword into Halfwords Even and Splat \\
\hline VX & 4 & 778 & & & 193 & V & vcfux & Vector Convert From Unsigned Fixed-Point Word \\
\hline EVX & 4 & 780 & & & 216 & SP & evlhhousplatx & Vector Load Halfword into Halfword Odd Unsigned and Splat Indexed \\
\hline VX & 4 & 780 & & & 156 & V & vspltisb & Vector Splat Immediate Signed Byte \\
\hline EVX & 4 & 781 & & & 216 & SP & evlhhousplat & Vector Load Halfword into Halfword Odd Unsigned and Splat \\
\hline EVX & 4 & 782 & & & 216 & SP & evlhhossplatx & Vector Load Halfword into Halfword Odd Signed and Splat Indexed \\
\hline VX & 4 & 782 & & & 149 & V & vpkpx & Vector Pack Pixel \\
\hline EVX & 4 & 783 & & & 216 & SP & evlhhossplat & Vector Load Halfword into Halfword Odd Signed and Splat \\
\hline EVX & 4 & 784 & & & 217 & SP & evlwhex & Vector Load Word into Two Halfwords Even Indexed \\
\hline EVX & 4 & 785 & & & 217 & SP & evlwhe & Vector Load Word into Two Halfwords Even \\
\hline EVX & 4 & 788 & & & 218 & SP & evlwhoux & Vector Load Word into Two Halfwords Odd Unsigned Indexed (zero-extended) \\
\hline EVX & 4 & 789 & & & 218 & SP & evlwhou & Vector Load Word into Two Halfwords Odd Unsigned (zero-extended) \\
\hline EVX & 4 & 790 & & & 217 & SP & evlwhosx & Vector Load Word into Two Halfwords Odd Signed Indexed (with sign extension) \\
\hline EVX & 4 & 791 & & & 217 & SP & evlwhos & Vector Load Word into Two Halfwords Odd Signed (with sign extension) \\
\hline EVX & 4 & 792 & & & 219 & SP & evlwwsplatx & Vector Load Word into Word and Splat Indexed \\
\hline EVX & 4 & 793 & & & 219 & SP & evlwwsplat & Vector Load Word into Word and Splat \\
\hline EVX & 4 & 796 & & & 218 & SP & evlwhsplatx & Vector Load Word into Two Halfwords and Splat Indexed \\
\hline EVX & 4 & 797 & & & 218 & SP & evlwhsplat & Vector Load Word into Two Halfwords and Splat \\
\hline EVX & 4 & 800 & & & 249 & SP & evstddx & Vector Store Double of Double Indexed \\
\hline EVX & 4 & 801 & & & 249 & SP & evstdd & Vector Store Double of Double \\
\hline EVX & 4 & 802 & & & 250 & SP & evstdwx & Vector Store Double of Two Words Indexed \\
\hline EVX & 4 & 803 & & & 250 & SP & evstdw & Vector Store Double of Two Words \\
\hline EVX & 4 & 804 & & & 250 & SP & evstdhx & Vector Store Double of Four Halfwords Indexed \\
\hline EVX & 4 & 805 & & & 250 & SP & evstdh & Vector Store Double of Four Halfwords \\
\hline EVX & 4 & 816 & & & 251 & SP & evstwhex & Vector Store Word of Two Halfwords from Even Indexed \\
\hline EVX & 4 & 817 & & & 251 & SP & evstwhe & Vector Store Word of Two Halfwords from Even \\
\hline EVX & 4 & 820 & & & 251 & SP & evstwhox & Vector Store Word of Two Halfwords from Odd Indexed \\
\hline
\end{tabular}

\section*{812 Power ISA \({ }^{\text {TM }}\)-- Book Appendices}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{튼} & \multicolumn{2}{|l|}{Opcode} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Or:}} & \multirow[b]{2}{*}{Page} & \multirow[b]{2}{*}{Cat \({ }^{1}\)} & \multirow[b]{2}{*}{Mnemonic} & \multirow[b]{2}{*}{Instruction} \\
\hline & Pri & Ext & & & & & & \\
\hline EVX & 4 & 821 & & & 251 & SP & evstwho & Vector Store Word of Two Halfwords from Odd \\
\hline EVX & 4 & 824 & & & 251 & SP & evstwwex & Vector Store Word of Word from Even Indexed \\
\hline EVX & 4 & 825 & & & 251 & SP & evstwwe & Vector Store Word of Word from Even \\
\hline EVX & 4 & 828 & & & 252 & SP & evstwwox & Vector Store Word of Word from Odd Indexed \\
\hline EVX & 4 & 829 & & & 252 & SP & evstwwo & Vector Store Word of Word from Odd \\
\hline VX & 4 & 832 & & & 160 & V & vaddshs & Vector Add Signed Halfword Saturate \\
\hline VX & 4 & 834 & & & 179 & V & vminsh & Vector Minimum Signed Halfword \\
\hline VX & 4 & 836 & & & 188 & V & vsrah & Vector Shift Right Algebraic Halfword \\
\hline VC & 4 & 838 & & & 182 & V & vcmpgtsh[.] & Vector Compare Greater Than Signed Halfword \\
\hline VX & 4 & 840 & & & 166 & V & vmulesh & Vector Multiply Even Signed Halfword \\
\hline VX & 4 & 842 & & & 193 & V & vcfsx & Vector Convert From Signed Fixed-Point Word \\
\hline VX & 4 & 844 & & & 156 & V & vspltish & Vector Splat Immediate Signed Halfword \\
\hline VX & 4 & 846 & & & 152 & V & vupkhpx & Vector Unpack High Pixel \\
\hline VX & 4 & 896 & & & 160 & V & vaddsws & Vector Add Signed Word Saturate \\
\hline VX & 4 & 898 & & & 179 & V & vminsw & Vector Minimum Signed Word \\
\hline VX & 4 & 900 & & & 188 & V & vsraw & Vector Shift Right Algebraic Word \\
\hline VC & 4 & 902 & & & 182 & V & vcmpgtsw[.] & Vector Compare Greater Than Signed Word \\
\hline VX & 4 & 906 & & & 192 & V & vctuxs & Vector Convert To Unsigned Fixed-Point Word Saturate \\
\hline VX & 4 & 908 & & & 156 & V & vspltisw & Vector Splat Immediate Signed Word \\
\hline VC & 4 & 966 & & & 195 & V & vcmpbfp[.] & Vector Compare Bounds Single-Precision \\
\hline VX & 4 & 970 & & & 192 & V & vctsxs & Vector Convert To Signed Fixed-Point Word Saturate \\
\hline VX & 4 & 974 & & & 153 & V & vupklpx & Vector Unpack Low Pixel \\
\hline VX & 4 & 1024 & & & 164 & V & vsububm & Vector Subtract Unsigned Byte Modulo \\
\hline VX & 4 & 1026 & & & 176 & V & vavgub & Vector Average Unsigned Byte \\
\hline EVX & 4 & 1027 & & & 224 & SP & evmhessf & Vector Multiply Halfwords, Even, Signed, Saturate, Fractional \\
\hline VX & 4 & 1028 & & & 184 & V & vand & Vector Logical AND \\
\hline EVX & 4 & 1031 & & & 233 & SP & evmhossf & Vector Multiply Halfwords, Odd, Signed, Saturate, Fractional \\
\hline EVX & 4 & 1032 & & & 227 & SP & evmheumi & Vector Multiply Halfwords, Even, Unsigned, Modulo, Integer \\
\hline EVX & 4 & 1033 & & & 223 & SP & evmhesmi & Vector Multiply Halfwords, Even, Signed, Modulo, Integer \\
\hline VX & 4 & 1034 & & & 191 & V & vmaxfp & Vector Maximum Single-Precision \\
\hline EVX & 4 & 1035 & & & 222 & SP & evmhesmf & Vector Multiply Halfwords, Even, Signed, Modulo, Fractional \\
\hline EVX & 4 & 1036 & & & 235 & SP & evmhoumi & Vector Multiply Halfwords, Odd, Unsigned, Modulo, Integer \\
\hline VX & 4 & 1036 & & & 158 & V & vslo & Vector Shift Left by Octet \\
\hline EVX & 4 & 1037 & & & 231 & SP & evmhosmi & Vector Multiply Halfwords, Odd, Signed, Modulo, Integer \\
\hline EVX & 4 & 1039 & & & 230 & SP & evmhosmf & Vector Multiply Halfwords, Odd, Signed, Modulo, Fractional \\
\hline EVX & 4 & 1059 & & & 224 & SP & evmhessfa & Vector Multiply Halfwords, Even, Signed, Saturate, Fractional to Accumulator \\
\hline EVX & 4 & 1063 & & & 233 & SP & evmhossfa & Vector Multiply Halfwords, Odd, Signed, Saturate, Fractional to Accumulator \\
\hline EVX & 4 & 1064 & & & 227 & SP & evmheumia & Vector Multiply Halfwords, Even, Unsigned, Modulo, Integer to Accumulator \\
\hline EVX & 4 & 1065 & & & 223 & SP & evmhesmia & Vector Multiply Halfwords, Even, Signed, Modulo, Integer to Accumulator \\
\hline EVX & 4 & 1067 & & & 222 & SP & evmhesmfa & Vector Multiply Halfwords, Even, Signed, Modulo, Fractional to Accumulator \\
\hline EVX & 4 & 1068 & & & 235 & SP & evmhoumia & Vector Multiply Halfwords, Odd, Unsigned, Modulo, Integer to Accumulator \\
\hline EVX & 4 & 1069 & & & 231 & SP & evmhosmia & Vector Multiply Halfwords, Odd, Signed, Modulo, Integer to Accumulator \\
\hline EVX & 4 & 1071 & & & 230 & SP & evmhosmfa & Vector Multiply Halfwords, Odd, Signed, Modulo, Fractional to Accumulator \\
\hline VX & 4 & 1088 & & & 164 & V & vsubuhm & Vector Subtract Unsigned Halfword Modulo \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{|E} & \multicolumn{2}{|l|}{Opcode} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\[
\frac{0}{0}{ }^{\circ}
\]}} & \multirow[b]{2}{*}{Page} & \multirow[b]{2}{*}{Cat \({ }^{1}\)} & \multirow[b]{2}{*}{Mnemonic} & \multirow[b]{2}{*}{Instruction} \\
\hline & Pri & Ext & & & & & & \\
\hline VX & 4 & 1090 & & & 176 & V & vavguh & Vector Average Unsigned Halfword \\
\hline VX & 4 & 1092 & & & 184 & V & vandc & Vector Logical AND with Complement \\
\hline EVX & 4 & 1095 & & & 238 & SP & evmwhssf & Vector Multiply Word High Signed, Saturate, Fractional \\
\hline EVX & 4 & 1096 & & & 240 & SP & evmwlumi & Vector Multiply Word Low Unsigned, Modulo, Integer \\
\hline VX & 4 & 1098 & & & 191 & V & vminfp & Vector Minimum Single-Precision \\
\hline EVX & 4 & 1100 & & & 238 & SP & evmwhumi & Vector Multiply Word High Unsigned, Modulo, Integer \\
\hline VX & 4 & 1100 & & & 159 & V & vsro & Vector Shift Right by Octet \\
\hline EVX & 4 & 1101 & & & 237 & SP & evmwhsmi & Vector Multiply Word High Signed, Modulo, Integer \\
\hline EVX & 4 & 1103 & & & 237 & SP & evmwhsmf & Vector Multiply Word High Signed, Modulo, Fractional \\
\hline EVX & 4 & 1107 & & & 243 & SP & evmwssf & Vector Multiply Word Signed, Saturate, Fractional \\
\hline EVX & 4 & 1112 & & & 244 & SP & evmwumi & Vector Multiply Word Unsigned, Modulo, Integer \\
\hline EVX & 4 & 1113 & & & 242 & SP & evmwsmi & Vector Multiply Word Signed, Modulo, Integer \\
\hline EVX & 4 & 1115 & & & 241 & SP & evmwsmf & Vector Multiply Word Signed, Modulo, Fractional \\
\hline EVX & 4 & 1127 & & & 238 & SP & evmwhssfa & Vector Multiply Word High Signed, Saturate, Fractional to Accumulator \\
\hline EVX & 4 & 1128 & & & 240 & SP & evmwlumia & Vector Multiply Word Low Unsigned, Modulo, Integer to Accumulator \\
\hline EVX & 4 & 1132 & & & 238 & SP & evmwhumia & Vector Multiply Word High Unsigned, Modulo, Integer to Accumulator \\
\hline EVX & 4 & 1133 & & & 237 & SP & evmwhsmia & Vector Multiply Word High Signed, Modulo, Integer to Accumulator \\
\hline EVX & 4 & 1135 & & & 237 & SP & evmwhsmfa & Vector Multiply Word High Signed, Modulo, Fractional to Accumulator \\
\hline EVX & 4 & 1139 & & & 243 & SP & evmwssfa & Vector Multiply Word Signed, Saturate, Fractional to Accumulator \\
\hline EVX & 4 & 1144 & & & 244 & SP & evmwumia & Vector Multiply Word Unsigned, Modulo, Integer to Accumulator \\
\hline EVX & 4 & 1145 & & & 242 & SP & evmwsmia & Vector Multiply Word Signed, Modulo, Integer to Accumulator \\
\hline EVX & 4 & 1147 & & & 241 & SP & evmwsmfa & Vector Multiply Word Signed, Modulo, Fractional to Accumulator \\
\hline VX & 4 & 1152 & & & 164 & V & vsubuwm & Vector Subtract Unsigned Word Modulo \\
\hline VX & 4 & 1154 & & & 176 & V & vavguw & Vector Average Unsigned Word \\
\hline VX & 4 & 1156 & & & 184 & V & & Vector Logical OR \\
\hline EVX & 4 & 1216 & & & 209 & SP & evaddusiaaw & Vector Add Unsigned, Saturate, Integer to Accumulator Word \\
\hline EVX & 4 & 1217 & & & 209 & SP & evaddssiaaw & Vector Add Signed, Saturate, Integer to Accumulator Word \\
\hline EVX & 4 & 1218 & & & 253 & SP & evsubfusiaaw & Vector Subtract Unsigned, Saturate, Integer to Accumulator Word \\
\hline EVX & 4 & 1219 & & & 252 & SP & evsubfssiaaw & Vector Subtract Signed, Saturate, Integer to Accumulator Word \\
\hline EVX & 4 & 1220 & & & 237 & SP & evmra & Initialize Accumulator \\
\hline VX & 4 & 1220 & & & 184 & V & vxor & Vector Logical XOR \\
\hline EVX & 4 & 1222 & & & 212 & SP & evdivws & Vector Divide Word Signed \\
\hline EVX & 4 & 1223 & & & 213 & SP & evdivwu & Vector Divide Word Unsigned \\
\hline EVX & 4 & 1224 & & & 209 & SP & evaddumiaaw & Vector Add Unsigned, Modulo, Integer to Accumulator Word \\
\hline EVX & 4 & 1225 & & & 208 & SP & evaddsmiaaw & Vector Add Signed, Modulo, Integer to Accumulator Word \\
\hline EVX & 4 & 1226 & & & 253 & SP & evsubfumiaaw & Vector Subtract Unsigned, Modulo, Integer to Accumulator Word \\
\hline EVX & 4 & 1227 & & & 252 & SP & evsubfsmiaaw & Vector Subtract Signed, Modulo, Integer to Accumulator Word \\
\hline EVX & 4 & 1280 & & & 228 & SP & evmheusiaaw & Vector Multiply Halfwords, Even, Unsigned, Saturate, Integer and Accumulate into Words \\
\hline EVX & 4 & 1281 & & & 226 & SP & evmhessiaaw & Vector Multiply Halfwords, Even, Signed, Saturate, Integer and Accumulate into Words \\
\hline VX & 4 & 1282 & & & 175 & V & vavgsb & Vector Average Signed Byte \\
\hline
\end{tabular}

\section*{814 Power ISA \({ }^{\text {TM }}\)-- Book Appendices}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{튼} & \multicolumn{2}{|l|}{Opcode} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & & & & \\
\hline & Pri & Ext & & & Page & Cat \({ }^{1}\) & Mnemonic & Instruction \\
\hline EVX & 4 & 1283 & & & 225 & SP & evmhessfaaw & Vector Multiply Halfwords, Even, Signed, Saturate, Fractional and Accumulate into Words \\
\hline EVX & 4 & 1284 & & & 236 & SP & evmhousiaaw & Vector Multiply Halfwords, Odd, Unsigned, Saturate, Integer and Accumulate into Words \\
\hline VX & 4 & 1284 & & & 184 & V & vnor & Vector Logical NOR \\
\hline EVX & 4 & 1285 & & & 235 & SP & evmhossiaaw & Vector Multiply Halfwords, Odd, Signed, Saturate, Integer and Accumulate into Words \\
\hline EVX & 4 & 1287 & & & 234 & SP & evmhossfaaw & Vector Multiply Halfwords, Odd, Signed, Saturate, Fractional and Accumulate into Words \\
\hline EVX & 4 & 1288 & & & 227 & SP & evmheumiaaw & Vector Multiply Halfwords, Even, Unsigned, Modulo, Integer and Accumulate into Words \\
\hline EVX & 4 & 1289 & & & 223 & SP & evmhesmiaaw & Vector Multiply Halfwords, Even, Signed, Modulo, Integer and Accumulate into Words \\
\hline EVX & 4 & 1291 & & & 222 & SP & evmhesmfaaw & Vector Multiply Halfwords, Even, Signed, Modulo, Fractional and Accumulate into Words \\
\hline EVX & 4 & 1292 & & & 236 & SP & evmhoumiaaw & Vector Multiply Halfwords, Odd, Unsigned, Modulo, Integer and Accumulate into Words \\
\hline EVX & 4 & 1293 & & & 232 & SP & evmhosmiaaw & Vector Multiply Halfwords, Odd, Signed, Modulo, Integer and Accumulate into Words \\
\hline EVX & 4 & 1295 & & & 231 & SP & evmhosmfaaw & Vector Multiply Halfwords, Odd, Signed, Modulo, Fractional and Accumulate into Words \\
\hline EVX & 4 & 1320 & & & 221 & SP & evmhegumiaa & Vector Multiply Halfwords, Even, Guarded, Unsigned, Modulo, Integer and Accumulate \\
\hline EVX & 4 & 1321 & & & 221 & SP & evmhegsmiaa & Vector Multiply Halfwords, Even, Guarded, Signed, Modulo, Integer and Accumulate \\
\hline EVX & 4 & 1323 & & & 220 & SP & evmhegsmfaa & Vector Multiply Halfwords, Even, Guarded, Signed, Modulo, Fractional and Accumulate \\
\hline EVX & 4 & 1324 & & & 230 & SP & evmhogumiaa & Vector Multiply Halfwords, Odd, Guarded, Unsigned, Modulo, Integer and Accumulate \\
\hline EVX & 4 & 1325 & & & 229 & SP & evmhogsmiaa & Vector Multiply Halfwords, Odd, Guarded, Signed, Modulo, Integer and Accumulate \\
\hline EVX & 4 & 1327 & & & 229 & SP & evmhogsmfaa & Vector Multiply Halfwords, Odd, Guarded, Signed, Modulo, Fractional and Accumulate \\
\hline EVX & 4 & 1344 & & & 241 & SP & evmwlusiaaw & Vector Multiply Word Low Unsigned, Saturate, Integer and Accumulate into Words \\
\hline EVX & 4 & 1345 & & & 239 & SP & evmwlssiaaw & Vector Multiply Word Low Signed, Saturate, Integer and Accumulate into Words \\
\hline VX & 4 & 1346 & & & 175 & V & vavgsh & Vector Average Signed Halfword \\
\hline EVX & 4 & 1352 & & & 240 & SP & evmwlumiaaw & Vector Multiply Word Low Unsigned, Modulo, Integer and Accumulate into Words \\
\hline EVX & 4 & 1353 & & & 239 & SP & evmwlsmiaaw & Vector Multiply Word Low Signed, Modulo, Integer and Accumulate into Words \\
\hline EVX & 4 & 1363 & & & 243 & SP & evmwssfaa & Vector Multiply Word Signed, Saturate, Fractional and Accumulate \\
\hline EVX & 4 & 1368 & & & 245 & SP & evmwumiaa & Vector Multiply Word Unsigned, Modulo, Integer and Accumulate \\
\hline EVX & 4 & 1369 & & & 242 & SP & evmwsmiaa & Vector Multiply Word Signed, Modulo, Integer and Accumulate \\
\hline EVX & 4 & 1371 & & & 242 & SP & evmwsmfaa & Vector Multiply Word Signed, Modulo, Fractional and Accumulate \\
\hline EVX & 4 & 1408 & & & 228 & SP & evmheusianw & Vector Multiply Halfwords, Even, Unsigned, Saturate, Integer and Accumulate Negative into Words \\
\hline VX & 4 & 1408 & & & 163 & V & vsubcuw & Vector Subtract and Write Carry-Out Unsigned Word \\
\hline EVX & 4 & 1409 & & & 226 & SP & evmhessianw & Vector Multiply Halfwords, Even, Signed, Saturate, Integer and Accumulate Negative into Words \\
\hline VX & 4 & 1410 & & & 175 & V & vavgsw & Vector Average Signed Word \\
\hline EVX & 4 & 1411 & & & 225 & SP & evmhessfanw & Vector Multiply Halfwords, Even, Signed, Saturate, Fractional and Accumulate Negative into Words \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{튼} & \multicolumn{2}{|l|}{Opcode} & \multirow[t]{2}{*}{} & & & & \\
\hline & Pri & Ext & & Page & Cat \({ }^{1}\) & Mnemonic & Instruction \\
\hline EVX & 4 & 1412 & & 236 & SP & evmhousianw & Vector Multiply Halfwords, Odd, Unsigned, Saturate, Integer and Accumulate Negative into Words \\
\hline EVX & 4 & 1413 & & 235 & SP & evmhossianw & Vector Multiply Halfwords, Odd, Signed, Saturate, Integer and Accumulate Negative into Words \\
\hline EVX & 4 & 1415 & & 234 & SP & evmhossfanw & Vector Multiply Halfwords, Odd, Signed, Saturate, Fractional and Accumulate Negative into Words \\
\hline EVX & 4 & 1416 & & 227 & SP & evmheumianw & Vector Multiply Halfwords, Even, Unsigned, Modulo, Integer and Accumulate Negative into Words \\
\hline EVX & 4 & 1417 & & 223 & SP & evmhesmianw & Vector Multiply Halfwords, Even, Signed, Modulo, Integer and Accumulate Negative into Words \\
\hline EVX & 4 & 1419 & & 222 & SP & evmhesmfanw & Vector Multiply Halfwords, Even, Signed, Modulo, Fractional and Accumulate Negative into Words \\
\hline EVX & 4 & 1420 & & 232 & SP & evmhoumianw & Vector Multiply Halfwords, Odd, Unsigned, Modulo, Integer and Accumulate Negative into Words \\
\hline EVX & 4 & 1421 & & 231 & SP & evmhosmianw & Vector Multiply Halfwords, Odd, Signed, Modulo, Integer and Accumulate Negative into Words \\
\hline EVX & 4 & 1423 & & 231 & SP & evmhosmfanw & Vector Multiply Halfwords, Odd, Signed, Modulo, Fractional and Accumulate Negative into Words \\
\hline EVX & 4 & 1448 & & 221 & SP & evmhegumian & Vector Multiply Halfwords, Even, Guarded, Unsigned, Modulo, Integer and Accumulate Negative \\
\hline EVX & 4 & 1449 & & 221 & SP & evmhegsmian & Vector Multiply Halfwords, Even, Guarded, Signed, Modulo, Integer and Accumulate Negative \\
\hline EVX & 4 & 1451 & & 220 & SP & evmhegsmfan & Vector Multiply Halfwords, Even, Guarded, Signed, Modulo, Fractional and Accumulate Negative \\
\hline EVX & 4 & 1452 & & 230 & SP & evmhogumian & Vector Multiply Halfwords, Odd, Guarded, Unsigned, Modulo, Integer and Accumulate Negative \\
\hline EVX & 4 & 1453 & & 229 & SP & evmhogsmian & Vector Multiply Halfwords, Odd, Guarded, Signed, Modulo, Integer and Accumulate Negative \\
\hline EVX & 4 & 1455 & & 229 & SP & evmhogsmfan & Vector Multiply Halfwords, Odd, Guarded, Signed, Modulo, Fractional and Accumulate Negative \\
\hline EVX & 4 & 1472 & & 241 & SP & evmwlusianw & Vector Multiply Word Low Unsigned, Saturate, Integer and Accumulate Negative in Words \\
\hline EVX & 4 & 1473 & & 239 & SP & evmwlssianw & Vector Multiply Word Low Signed, Saturate, Integer and Accumulate Negative in Words \\
\hline EVX & 4 & 1480 & & 240 & SP & evmwlumianw & Vector Multiply Word Low Unsigned, Modulo, Integer and Accumulate Negative in Words \\
\hline EVX & 4 & 1481 & & 239 & SP & evmwlsmianw & Vector Multiply Word Low Signed, Modulo, Integer and Accumulate Negative in Words \\
\hline EVX & 4 & 1491 & & 244 & SP & evmwssfan & Vector Multiply Word Signed, Saturate, Fractional and Accumulate Negative \\
\hline EVX & 4 & 1496 & & 245 & SP & evmwumian & Vector Multiply Word Unsigned, Modulo, Integer and Accumulate Negative \\
\hline EVX & 4 & 1497 & & 242 & SP & evmwsmian & Vector Multiply Word Signed, Modulo, Integer and Accumulate Negative \\
\hline EVX & 4 & 1499 & & 242 & SP & evmwsmfan & Vector Multiply Word Signed, Modulo, Fractional and Accumulate Negative \\
\hline VX & 4 & 1536 & & 165 & V & vsububs & Vector Subtract Unsigned Byte Saturate \\
\hline VX & 4 & 1540 & & 199 & V & mfvscr & Move From Vector Status and Control Register \\
\hline VX & 4 & 1544 & & 174 & V & vsum4ubs & Vector Sum across Quarter Unsigned Byte Saturate \\
\hline VX & 4 & 1600 & & 164 & V & vsubuhs & Vector Subtract Unsigned Halfword Saturate \\
\hline VX & 4 & 1604 & & 199 & V & mtvscr & Move To Vector Status and Control Register \\
\hline VX & 4 & 1608 & & 174 & V & vsum4shs & Vector Sum across Quarter Signed Halfword Saturate \\
\hline VX & 4 & 1664 & & 165 & V & vsubuws & Vector Subtract Unsigned Word Saturate \\
\hline VX & 4 & 1672 & & 173 & V & vsum2sws & Vector Sum across Half Signed Word Saturate \\
\hline VX & 4 & 1792 & & 163 & V & vsubsbs & Vector Subtract Signed Byte Saturate \\
\hline VX & 4 & 1800 & & 174 & V & vsum4sbs & Vector Sum across Quarter Signed Byte Saturate \\
\hline VX & 4 & 1856 & & 163 & V & vsubshs & Vector Subtract Signed Halfword Saturate \\
\hline VX & 4 & 1920 & & 163 & V & vsubsws & Vector Subtract Signed Word Saturate \\
\hline VX & 4
7 & 1928 & & 173
63 & V & vsumsws mulli & Vector Sum across Signed Word Saturate Multiply Low Immediate \\
\hline
\end{tabular}

\section*{816 Power ISA \({ }^{\text {TM }}\)-- Book Appendices}
I
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{E} & \multicolumn{2}{|l|}{Opcode} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multirow[b]{2}{*}{Page} & \multirow[b]{2}{*}{Cat \({ }^{1}\)} & \multirow[b]{2}{*}{Mnemonic} & \multirow[b]{2}{*}{Instruction} \\
\hline & Pri & Ext & & & & & & \\
\hline D & 8 & & SR & & 60 & B & subfic & Subtract From Immediate Carrying \\
\hline D & 10 & & & & 68 & B & cmpli & Compare Logical Immediate \\
\hline D & 11 & & & & 67 & B & cmpi & Compare Immediate \\
\hline D & 12 & & SR & & 59 & B & addic & Add Immediate Carrying \\
\hline D & 13 & & SR & & 59 & B & addic. & Add Immediate Carrying and Record \\
\hline D & 14 & & & & 58 & B & addi & Add Immediate \\
\hline D & 15 & & & & 58 & B & addis & Add Immediate Shifted \\
\hline B & 16 & & CT & & 31 & B & bc[ \([1][\mathrm{a}]\) & Branch Conditional \\
\hline SC & 17 & & & & 35, & B & sc & System Call \\
\hline & & & & & 404, & & & \\
\hline & & & & & 515 & & & \\
\hline I & 18 & & & & 31 & B & \(\mathrm{b}[1][\mathrm{a}]\) & Branch \\
\hline XL & 19 & 0 & & & 34 & B & mcrf & Move Condition Register Field \\
\hline XL & 19 & 16 & CT & & 32 & B & bclr[1] & Branch Conditional to Link Register \\
\hline XL & 19 & 18 & & P & 405 & S & rfid & Return From Interrupt Doubleword \\
\hline XL & 19 & 33 & & & 34 & B & crnor & Condition Register NOR \\
\hline XL & 19 & 38 & & P & 516 & E & rfmci & Return From Machine Check Interrupt \\
\hline X & 19 & 39 & & & 516 & E.ED & rfdi & Return From Debug Interrupt \\
\hline XL & 19 & 50 & & P & 515 & E & rfi & Return From Interrupt \\
\hline XL & 19 & 51 & & P & 516 & E & rfci & Return From Critical Interrupt \\
\hline XL & 19 & 129 & & & 34 & B & crandc & Condition Register AND with Complement \\
\hline XL & 19 & 150 & & & 369 & B & isync & Instruction Synchronize \\
\hline XL & 19 & 193 & & & 33 & B & crxor & Condition Register XOR \\
\hline XFX & 19 & 198 & & & 620 & E.ED & dnh & Debugger Notify Halt \\
\hline XL & 19 & 225 & & & 33 & B & crnand & Condition Register NAND \\
\hline XL & 19 & 257 & & & 33 & B & crand & Condition Register AND \\
\hline XL & 19 & 274 & & H & 405 & S & hrfid & Hypervisor Return From Interrupt Doubleword \\
\hline XL & 19 & 289 & & & 34 & B & creqv & Condition Register Equivalent \\
\hline XL & 19 & 417 & & & 34 & B & crorc & Condition Register OR with Complement \\
\hline XL & 19 & 449 & & & 33 & B & cror & Condition Register OR \\
\hline XL & 19 & 528 & CT & & 32 & B & bcctr[[] & Branch Conditional to Count Register \\
\hline M & 20 & & SR & & 79 & B & rlwimi[.] & Rotate Left Word Immediate then Mask Insert \\
\hline M & 21 & & SR & & 77 & B & rlwinm[.] & Rotate Left Word Immediate then AND with Mask \\
\hline M & 23 & & SR & & 78 & B & rlwnm[.] & Rotate Left Word then AND with Mask \\
\hline D & 24 & & & & 71 & B & ori & OR Immediate \\
\hline D & 25 & & & & 72 & B & oris & OR Immediate Shifted \\
\hline D & 26 & & & & 72 & B & xori & XOR Immediate \\
\hline D & 27 & & & & 72 & B & xoris & XOR Immediate Shifted \\
\hline D & 28 & & SR & & 71 & B & andi. & AND Immediate \\
\hline D & 29 & & SR & & 71 & B & andis. & AND Immediate Shifted \\
\hline MD & 30 & 0 & SR & & 79 & 64 & rldicl[.] & Rotate Left Doubleword Immediate then Clear Left \\
\hline MD & 30 & 1 & SR & & 80 & 64 & rldicr[.] & Rotate Left Doubleword Immediate then Clear Right \\
\hline MD & 30 & 2 & SR & & 81 & 64 & rldic[.] & Rotate Left Doubleword Immediate then Clear \\
\hline MD & 30 & 3 & SR & & 82 & 64 & rldimi[.] & Rotate Left Doubleword Immediate then Mask Insert \\
\hline MDS & 30 & 8 & SR & & 81 & 64 & rldcl[.] & Rotate Left Doubleword then Clear Left \\
\hline MDS & 30 & 9 & SR & & 82 & 64 & rldcr[.] & Rotate Left Doubleword then Clear Right \\
\hline X & 31 & 0 & & & 67 & B & cmp & Compare \\
\hline X & 31 & 4 & & & 69 & B & tw & Trap Word \\
\hline X & 31 & 6 & & & 148 & V & |vs| & Load Vector for Shift Left Indexed \\
\hline X & 31 & 7 & & & 146 & V & Ivebx & Load Vector Element Byte Indexed \\
\hline XO & 31 & 8 & SR & & 60 & B & subfc[o][.] & Subtract From Carrying \\
\hline XO & 31 & 9 & SR & & 65 & 64 & mulhdu[.] & Multiply High Doubleword Unsigned \\
\hline XO & 31 & 10 & SR & & 60 & B & addc[0][.] & Add Carrying \\
\hline XO & 31 & 11 & SR & & 63 & B & mulhwu[.] & Multiply High Word Unsigned \\
\hline A & 31 & 15 & & & 70 & B.in & isel & Integer Select \\
\hline XFX & 31 & 19 & & & 89 & B & mfcr & Move From Condition Register \\
\hline XFX & 31 & 19 & & & 90 & B.in & mfocrf & Move From One Condition Register Field \\
\hline X & 31 & 20 & & & 370 & B & Iwarx & Load Word And Reserve Indexed \\
\hline X & 31 & 21 & & & 46 & 64 & Idx & Load Doubleword Indexed \\
\hline X & 31 & 22 & & & 359 & E & icbt & Instruction Cache Block Touch \\
\hline X & 31 & 23 & & & 44 & B & Iwzx & Load Word and Zero Indexed \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{튼} & \multicolumn{2}{|l|}{Opcode} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multirow[b]{2}{*}{Page} & \multirow[b]{2}{*}{Cat \({ }^{1}\)} & \multirow[b]{2}{*}{Mnemonic} & \multirow[b]{2}{*}{Instruction} \\
\hline & Pri & Ext & & & & & & \\
\hline X & 31 & 24 & SR & & 83 & B & slw[.] & Shift Left Word \\
\hline X & 31 & 26 & SR & & 74 & B & cntlzw[.] & Count Leading Zeros Word \\
\hline X & 31 & 27 & SR & & 85 & 64 & sld[.] & Shift Left Doubleword \\
\hline X & 31 & 28 & SR & & 73 & B & and[.] & AND \\
\hline X & 31 & 29 & & & 530 & E.PD & Idepx & Load Doubleword by External Process ID Indexed \\
\hline X & 31 & 31 & & & 530 & E.PD & Iwepx & Load Word by External Process ID Indexed \\
\hline X & 31 & 32 & & & 68 & B & cmpl & Compare Logical \\
\hline X & 31 & 38 & & & 148 & V & Ivsr & Load Vector for Shift Right Indexed \\
\hline X & 31 & 39 & & & 143 & V & Ivehx & Load Vector Element Halfword Indexed \\
\hline XO & 31 & 40 & SR & & 59 & B & subf[0][.] & Subtract From \\
\hline X & 31 & 53 & & & 46 & 64 & Idux & Load Doubleword with Update Indexed \\
\hline X & 31 & 54 & & & 366 & B & dcbst & Data Cache Block Store \\
\hline X & 31 & 55 & & & 44 & B & Iwzux & Load Word and Zero with Update Indexed \\
\hline X & 31 & 58 & SR & & 76 & 64 & cntlzd[.] & Count Leading Zeros Doubleword \\
\hline X & 31 & 60 & SR & & 74 & B & andc[.] & AND with Complement \\
\hline X & 31 & 62 & & & 375 & WT & wait & Wait \\
\hline X & 31 & 63 & & & 533 & E.PD & dcbstep & Data Cache Block Store by External PID \\
\hline X & 31 & 68 & & & 70 & 64 & td & Trap Doubleword \\
\hline X & 31 & 71 & & & 143 & V & Ivewx & Load Vector Element Word Indexed \\
\hline XO & 31 & 73 & SR & & 65 & 64 & mulhd[.] & Multiply High Doubleword \\
\hline XO & 31 & 75 & SR & & 63 & B & mulhw[.] & Multiply High Word \\
\hline X & 31 & 78 & & & 287 & LMV & dlmzb[.] & Determine Leftmost Zero Byte \\
\hline X & 31 & 83 & & P & 417,
527 & B & mfmsr & Move From Machine State Register \\
\hline X & 31 & 84 & & & 371 & 64 & Idarx & Load Doubleword And Reserve Indexed \\
\hline X & 31 & 86 & & & 367 & B & dcbf & Data Cache Block Flush \\
\hline X & 31 & 87 & & & 42 & B & lbzx & Load Byte and Zero Indexed \\
\hline X & 31 & 95 & & & 529 & E.PD & lbepx & Load Byte by External Process ID Indexed \\
\hline X & 31 & 103 & & & 144 & V & Ivx & Load Vector Indexed \\
\hline XO & 31 & 104 & SR & & 62 & B & neg[o][.] & Negate \\
\hline X & 31 & 119 & & & 41 & B & Ibzux & Load Byte and Zero with Update Indexed \\
\hline X & 31 & 122 & & & 76 & B.in & popentb & Population Count Bytes \\
\hline X & 31 & 124 & SR & & 74 & B & nor[.] & NOR \\
\hline X & 31 & 127 & & & 534 & E.PD & dcbfep & Data Cache Block Flush by External PID \\
\hline X & 31 & 131 & & S & 528 & E & wrtee & Write MSR External Enable \\
\hline X & 31 & 134 & & & 557 & ECL & dcbtstls & Data Cache Block Touch for Store and Lock Set \\
\hline X & 31 & 135 & & & 146 & V & stvebx & Store Vector Element Byte Indexed \\
\hline XO & 31 & 136 & SR & & 61 & B & subfe[o][.] & Subtract From Extended \\
\hline XO & 31 & 138 & SR & & 61 & B & adde[0][.] & Add Extended \\
\hline XFX & 31 & 144 & & & 89 & B & mtcrf & Move To Condition Register Fields \\
\hline XFX & 31 & 144 & & & 90 & B.in & mtocrf & Move To One Condition Register Field \\
\hline X & 31 & 146 & & P & 527 & E & mtmsr & Move To Machine State Register \\
\hline X & 31 & 146 & & P & 415 & S & mtmsr & Move To Machine State Register \\
\hline X & 31 & 149 & & & 50 & 64 & stdx & Store Doubleword Indexed \\
\hline X & 31 & 150 & & & 370 & B & stwcx. & Store Word Conditional Indexed \\
\hline X & 31 & 151 & & & 49 & B & stwx & Store Word Indexed \\
\hline X & 31 & 157 & & & 532 & E.PD & stdepx & Store Doubleword by External Process ID Indexed \\
\hline X & 31 & 159 & & & 532 & E.PD & stwepx & Store Word by External Process ID Indexed \\
\hline X & 31 & 163 & & S & 528 & E & wrteei & Write MSR External Enable Immediate \\
\hline X & 31 & 166 & & & 557 & ECL & dcbtls & Data Cache Block Touch and Lock Set \\
\hline X & 31 & 167 & & & 146 & V & stvehx & Store Vector Element Halfword Indexed \\
\hline X & 31 & 178 & & P & 416 & S & mtmsrd & Move To Machine State Register Doubleword \\
\hline X & 31 & 181 & & & 50 & 64 & stdux & Store Doubleword with Update Indexed \\
\hline X & 31 & 183 & & & 49 & B & stwux & Store Word with Update Indexed \\
\hline X & 31 & 199 & & & 147 & V & stvewx & Store Vector Element Word Indexed \\
\hline XO & 31 & 200 & SR & & 62 & B & subfze[o][.] & Subtract From Zero Extended \\
\hline XO & 31 & 202 & SR & & 62 & B & addze[0][.] & Add to Zero Extended \\
\hline X & 31 & 206 & & & 623 & E.PC & msgsnd & Message Send \\
\hline X & 31 & 210 & 32 & P & 448 & S & mtsr & Move To Segment Register \\
\hline X & 31 & 214 & & & 371 & 64 & stdcx. & Store Doubleword Conditional Indexed \\
\hline X & 31 & 215 & & & 47 & B & stbx & Store Byte Indexed \\
\hline
\end{tabular}

\section*{818}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{튼} & \multicolumn{2}{|l|}{Opcode} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multirow[b]{2}{*}{Page} & \multirow[b]{2}{*}{Cat \({ }^{1}\)} & \multirow[b]{2}{*}{Mnemonic} & \multirow[b]{2}{*}{Instruction} \\
\hline & Pri & Ext & & & & & & \\
\hline X & 31 & 223 & & & 531 & E.PD & stbepx & Store Byte by External Process ID Indexed \\
\hline X & 31 & 230 & & & 559 & ECL & icblc & Instruction Cache Block Lock Clear \\
\hline X & 31 & 231 & & & 144 & V & stvx & Store Vector Indexed \\
\hline XO & 31 & 232 & SR & & 61 & B & subfme[o][.] & Subtract From Minus One Extended \\
\hline XO & 31 & 233 & SR & & 65 & 64 & mulld[0][.] & Multiply Low Doubleword \\
\hline XO & 31 & 234 & SR & & 61 & B & addme[0][.] & Add to Minus One Extended \\
\hline XO & 31 & 235 & SR & & 63 & B & mullw[0][.] & Multiply Low Word \\
\hline X & 31 & 238 & & & 623 & E.PC & msgclr & Message Clear \\
\hline X & 31 & 242 & 32 & P & 448 & S & mtsrin & Move To Segment Register Indirect \\
\hline X & 31 & 246 & & & 365 & B & dcbtst & Data Cache Block Touch for Store \\
\hline X & 31 & 247 & & & 47 & B & stbux & Store Byte with Update Indexed \\
\hline X & 31 & 255 & & & 535 & E.PD & dcbtstep & Data Cache Block Touch for Store by External PID \\
\hline X & 31 & 259 & & P & 527 & E & mfdcrx & Move From Device Control Register Indexed \\
\hline X & 31 & 263 & & & 539 & E.PD & Ivepxl & Load Vector by External Process ID Indexed LRU \\
\hline XO & 31 & 266 & SR & & 59 & B & add[0][.] & Add \\
\hline X & 31 & 274 & 64 & H & 452 & S & tlbiel & TLB Invalidate Entry Local \\
\hline X & 31 & 275 & & & 91 & E & mfapidi & Move From APID Indirect \\
\hline X & 31 & 278 & & & 360 & B & dcbt & Data Cache Block Touch \\
\hline X & 31 & 279 & & & 42 & B & lhzx & Load Halfword and Zero Indexed \\
\hline X & 31 & 284 & SR & & 74 & B & eqv[.] & Equivalent \\
\hline EVX & 31 & 285 & & & 538 & E.PD & evlddepx & Vector Load Doubleword into Doubleword by External Process ID Indexed \\
\hline X & 31 & 287 & & & 529 & E.PD & Ihepx & Load Halfword by External Process ID Indexed \\
\hline X & 31 & 291 & & & 91 & E & mfdcrux & Move From Device Control Register User-mode Indexed \\
\hline X & 31 & 295 & & & 539 & E.PD & Ivepx & Load Vector by External Process ID Indexed \\
\hline X & 31 & 306 & 64 & H & 450 & S & tlbie & TLB Invalidate Entry \\
\hline X & 31 & 310 & & & 382 & EC & eciwx & External Control In Word Indexed \\
\hline X & 31 & 311 & & & 42 & B & Ihzux & Load Halfword and Zero with Update Indexed \\
\hline X & 31 & 316 & SR & & 73 & B & xor[.] & XOR \\
\hline X & 31 & 319 & & & 533 & E.PD & dcbtep & Data Cache Block Touch by External PID \\
\hline XFX & 31 & 323 & & S & 527 & E & mfdcr & Move From Device Control Register \\
\hline X & 31 & 326 & & & 632 & E.CD & dcread & Data Cache Read [Alternative Encoding] \\
\hline XFX & 31 & 334 & & & 658 & E.PM & mfpmr & Move From Performance Monitor Register \\
\hline XFX & 31 & 339 & & 0 & 88,3 & B & mfspr & Move From Special Purpose Register \\
\hline X & 31 & 341 & & & 45 & 64 & Iwax & Load Word Algebraic Indexed \\
\hline X & 31 & 343 & & & 43 & B & Ihax & Load Halfword Algebraic Indexed \\
\hline X & 31 & 359 & & & 144 & V & IvxI & Load Vector Indexed Last \\
\hline X & 31 & 370 & & P & 453 & S & tlbia & TLB Invalidate All \\
\hline XFX & 31 & 371 & & & 378 & S & mftb & Move From Time Base \\
\hline X & 31 & 373 & & & 45 & 64 & Iwaux & Load Word Algebraic with Update Indexed \\
\hline X & 31 & 375 & & & 43 & B & Ihaux & Load Halfword Algebraic with Update Indexed \\
\hline X & 31 & 387 & & P & 526 & E & mtdcrx & Move To Device Control Register Indexed \\
\hline X & 31 & 390 & & & 558 & ECL & dcblc & Data Cache Block Lock Clear \\
\hline X & 31 & 402 & & P & 445 & S & slbmte & SLB Move To Entry \\
\hline X & 31 & 407 & & & 48 & B & sthx & Store Halfword Indexed \\
\hline X & 31 & 412 & SR & & 74 & B & orc[.] & OR with Complement \\
\hline XS & 31 & 413 & SR & & 85 & 64 & sradi[.] & Shift Right Algebraic Doubleword Immediate \\
\hline EVX & 31 & 413 & & & 538 & E.PD & evstddepx & Vector Store Doubleword into Doubleword by External Process ID Indexed \\
\hline X & 31 & 415 & & & 531 & E.PD & sthepx & Store Halfword by External Process ID Indexed \\
\hline X & 31 & 419 & & & 91 & E & mtdcrux & Move To Device Control Register User-mode Indexed \\
\hline X & 31 & 434 & & P & 443 & S & slbie & SLB Invalidate Entry \\
\hline X & 31 & 438 & & & 382 & EC & ecowx & External Control Out Word Indexed \\
\hline X & 31 & 439 & & & 48 & B & sthux & Store Halfword with Update Indexed \\
\hline X & 31 & 444 & SR & & 73 & B & or[.] & OR \\
\hline XFX & 31 & 451 & & P & 526 & E & mtdcr & Move To Device Control Register \\
\hline X & 31 & 454 & & & 629 & E.CI & dci & Data Cache Invalidate \\
\hline XO & 31 & 457 & SR & & 66 & 64 & divdu[0][.] & Divide Doubleword Unsigned \\
\hline XO & 31 & 459 & SR & & 64 & B & divwu[0][.] & Divide Word Unsigned \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline 튼 & \begin{tabular}{|c|}
\hline \multicolumn{2}{|c|}{} \\
\hline Pri \\
\hline
\end{tabular} & Ext & \[
\left.\begin{array}{|c|}
\hline 0^{-} \\
\frac{0}{0} \\
\frac{0}{2} \\
\hline 0
\end{array} \right\rvert\,
\] & & Page & Cat \({ }^{1}\) & Mnemonic & Instruction \\
\hline X & 31 & 983 & & & 117 & FP & Stfiwx & Store Floating-Point as Integer Word Indexed \\
\hline X & 31 & 986 & SR & & 76 & 64 & extsw[.] & Extend Sign Word \\
\hline X & 31 & 991 & & & 536 & E.PD & icbiep & Instruction Cache Block Invalidate by External PID \\
\hline X & 31 & 998 & & & 633 & E.CD & icread & Instruction Cache Read \\
\hline X & 31 & 1014 & & & 366 & B & dcbz & Data Cache Block set to Zero \\
\hline X & 31 & 1023 & & & 536 & E.PD & dcbzep & Data Cache Block set to Zero by External PID \\
\hline D & 32 & & & & 44 & B & lwz & Load Word and Zero \\
\hline D & 33 & & & & 44 & B & Iwzu & Load Word and Zero with Update \\
\hline D & 34 & & & & 41 & B & lbz & Load Byte and Zero \\
\hline D & 35 & & & & 41 & B & Ibzu & Load Byte and Zero with Update \\
\hline D & 36 & & & & 49 & B & stw & Store Word \\
\hline D & 37 & & & & 49 & B & stwu & Store Word with Update \\
\hline D & 38 & & & & 47 & B & stb & Store Byte \\
\hline D & 39 & & & & 47 & B & stbu & Store Byte with Update \\
\hline D & 40 & & & & 42 & B & Ihz & Load Halfword and Zero \\
\hline D & 41 & & & & 42 & B & Ihzu & Load Halfword and Zero with Update \\
\hline D & 42 & & & & 43 & B & Iha & Load Halfword Algebraic \\
\hline D & 43 & & & & 43 & B & Ihau & Load Halfword Algebraic with Update \\
\hline D & 44 & & & & 48 & B & sth & Store Halfword \\
\hline D & 45 & & & & 48 & B & sthu & Store Halfword with Update \\
\hline D & 46 & & & & 52 & B & Imw & Load Multiple Word \\
\hline D & 47 & & & & 53 & B & stmw & Store Multiple Word \\
\hline D & 48 & & & & 115 & FP & Ifs & Load Floating-Point Single \\
\hline D & 49 & & & & 115 & FP & Ifsu & Load Floating-Point Single with Update \\
\hline D & 50 & & & & 113 & FP & Ifd & Load Floating-Point Double \\
\hline D & 51 & & & & 113 & FP & Ifdu & Load Floating-Point Double with Update \\
\hline D & 52 & & & & 115 & FP & stfs & Store Floating-Point Single \\
\hline D & 53 & & & & 115 & FP & stfsu & Store Floating-Point Single with Update \\
\hline D & 54 & & & & 116 & FP & stfd & Store Floating-Point Double \\
\hline D & 55 & & & & 116 & FP & stfdu & Store Floating-Point Double with Update \\
\hline DQ & 56 & & & P & 410 & LSQ & Iq & Load Quadword \\
\hline DS & 58 & 0 & & & 46 & 64 & Id & Load Doubleword \\
\hline DS & 58 & 1 & & & 46 & 64 & Idu & Load Doubleword with Update \\
\hline DS & 58 & 2 & & & 45 & 64 & Iwa & Load Word Algebraic \\
\hline A & 59 & 18 & & & 120 & FP[R] & fdivs[.] & Floating Divide Single \\
\hline A & 59 & 20 & & & 119 & FP[R] & fsubs[.] & Floating Subtract Single \\
\hline A & 59 & 21 & & & 119 & FP[R] & fadds[.] & Floating Add Single \\
\hline A & 59 & 22 & & & 121 & FP[R] & fsqrts[.] & Floating Square Root Single \\
\hline A & 59 & 24 & & & 121 & FP[R] & fres[.] & Floating Reciprocal Estimate Single \\
\hline A & 59 & 25 & & & 120 & FP[R] & fmuls[.] & Floating Multiply Single \\
\hline A & 59 & 26 & & & 122 & FP[R].in & frsqrtes[.] & Floating Reciprocal Square Root Estimate Single \\
\hline A & 59 & 28 & & & 123 & FP[R] & fmsubs[.] & Floating Multiply-Subtract Single \\
\hline A & 59 & 29 & & & 123 & FP[R] & fmadds[.] & Floating Multiply-Add Single \\
\hline A & 59 & 30 & & & 124 & FP[R] & fnmsubs[.] & Floating Negative Multiply-Subtract Single \\
\hline A & 59 & 31 & & & 124 & FP[R] & fnmadds[.] & Floating Negative Multiply-Add Single \\
\hline DS & 62 & 0 & & & 50 & 64 & std & Store Doubleword \\
\hline DS & 62 & 1 & & & 50 & 64 & stdu & Store Doubleword with Update \\
\hline DS & 62 & 2 & & P & 410 & LSQ & stq & Store Quadword \\
\hline X & 63 & 0 & & & 129 & FP & fcmpu & Floating Compare Unordered \\
\hline X & 63 & 12 & & & 125 & FP[R].in & frsp[.] & Floating Round to Single-Precision \\
\hline X & 63 & 14 & & & 126 & FP[R] & fctiw[.] & Floating Convert To Integer Word \\
\hline X & 63 & 15 & & & 127 & FP[R] & fctiwz[.] & Floating Convert To Integer Word with round toward Zero \\
\hline A & 63 & 18 & & & 120 & FP[R] & fdiv[.] & Floating Divide \\
\hline A & 63 & 20 & & & 119 & FP[R] & fsub[.] & Floating Subtract \\
\hline A & 63 & 21 & & & 119 & FP[R] & fadd[.] & Floating Add \\
\hline A & 63 & 22 & & & 121 & FP[R] & fsqrt[.] & Floating Square Root \\
\hline A & 63 & 23 & & & 130 & FP[R] & fsel[.] & Floating Select \\
\hline A & 63 & 24 & & & 121 & FP[R] & fre[.] & Floating Reciprocal Estimate \\
\hline A & 63 & 25 & & & 120 & FP[R] & fmul[.] & Floating Multiply \\
\hline A & 63 & 26 & & & 122 & FP[R].in & frsqrte[.] & Floating Reciprocal Square Root Estimate \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{|E} & \multicolumn{2}{|l|}{Opcode} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multirow[b]{2}{*}{Page} & \multirow[b]{2}{*}{Cat \({ }^{1}\)} & \multirow[b]{2}{*}{Mnemonic} & \multirow[b]{2}{*}{Instruction} \\
\hline & Pri & Ext & & & & & & \\
\hline A & 63 & 28 & & & 123 & FP[R] & fmsub[.] & Floating Multiply-Subtract \\
\hline A & 63 & 29 & & & 123 & FP[R] & fmadd[.] & Floating Multiply-Add \\
\hline A & 63 & 30 & & & 124 & FP[R] & fnmsub[.] & Floating Negative Multiply-Subtract \\
\hline A & 63 & 31 & & & 124 & FP[R] & fnmadd[.] & Floating Negative Multiply-Add \\
\hline X & 63 & 32 & & & 129 & FP & fcmpo & Floating Compare Ordered \\
\hline X & 63 & 38 & & & 132 & FP[R] & mtfsb1[.] & Move To FPSCR Bit 1 \\
\hline X & 63 & 40 & & & 118 & FP[R] & fneg[.] & Floating Negate \\
\hline X & 63 & 64 & & & 131 & FP & mcrfs & Move to Condition Register from FPSCR \\
\hline X & 63 & 70 & & & 132 & FP[R] & mtfsb0[.] & Move To FPSCR Bit 0 \\
\hline X & 63 & 72 & & & 118 & FP[R] & fmr[.] & Floating Move Register \\
\hline X & 63 & 134 & & & 131 & FP[R] & mtfsfi[.] & Move To FPSCR Field Immediate \\
\hline X & 63 & 136 & & & 118 & FP[R] & fnabs[.] & Floating Negative Absolute Value \\
\hline X & 63 & 264 & & & 118 & FP[R] & fabs[.] & Floating Absolute Value \\
\hline X & 63 & 392 & & & 128 & FP[R].in & frin[.] & Floating Round to Integer Nearest \\
\hline X & 63 & 424 & & & 128 & FP[R].in & friz[.] & Floating Round to Integer Toward Zero \\
\hline X & 63 & 456 & & & 128 & FP[R].in & frip[.] & Floating Round to Integer Plus \\
\hline X & 63 & 488 & & & 128 & FP[R] & frim[.] & Floating Round to Integer Minus \\
\hline X & 63 & 583 & & & 131 & FP[R] & mffs[.] & Move From FPSCR \\
\hline XFL & 63 & 711 & & & 131 & FP[R] & mtfsf[.] & Move To FPSCR Fields \\
\hline X & 63 & 814 & & & 125 & FP[R] & fctid[.] & Floating Convert To Integer Doubleword \\
\hline X & 63 & 815 & & & 126 & FP[R] & fctidz[.] & Floating Convert To Integer Doubleword with round toward Zero \\
\hline X & 63 & 846 & & & 127 & \(\mathrm{FP}[\mathrm{R}]\) & fcfid[.] & Floating Convert From Integer Doubleword \\
\hline
\end{tabular}

1 See the key to the mode dependency and privilege columns on page 839 and the key to the category column in Section 1.3.5 of Book I.

\title{
Appendix I. Power ISA Instruction Set Sorted by Mnemonic
}

This appendix lists all the instructions in the Power ISA, in order by mnemonic.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{E} & \multicolumn{2}{|l|}{Opcode} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multirow[b]{2}{*}{Page} & \multirow[b]{2}{*}{Cat \({ }^{1}\)} & \multirow[b]{2}{*}{Mnemonic} & \multirow[b]{2}{*}{Instruction} \\
\hline & Pri & Ext & & & & & & \\
\hline XO & 31 & 266 & SR & & 59 & B & add[0][.] & Add \\
\hline XO & 31 & 10 & SR & & 60 & B & addc[0][.] & Add Carrying \\
\hline XO & 31 & 138 & SR & & 61 & B & adde[0][.] & Add Extended \\
\hline D & 14 & & & & 58 & B & addi & Add Immediate \\
\hline D & 12 & & SR & & 59 & B & addic & Add Immediate Carrying \\
\hline D & 13 & & SR & & 59 & B & addic. & Add Immediate Carrying and Record \\
\hline D & 15 & & & & 58 & B & addis & Add Immediate Shifted \\
\hline XO & 31 & 234 & SR & & 61 & B & addme[0][.] & Add to Minus One Extended \\
\hline XO & 31 & 202 & SR & & 62 & B & addze[0][.] & Add to Zero Extended \\
\hline X & 31 & 28 & SR & & 73 & B & and[.] & AND \\
\hline X & 31 & 60 & SR & & 74 & B & andc[.] & AND with Complement \\
\hline D & 28 & & SR & & 71 & B & andi. & AND Immediate \\
\hline D & 29 & & SR & & 71 & B & andis. & AND Immediate Shifted \\
\hline 1 & 18 & & & & 31 & B & b[1][a] & Branch \\
\hline B & 16 & & CT & & 31 & B & bc[1][a] & Branch Conditional \\
\hline XL & 19 & 528 & CT & & 32 & B & bcctr[1] & Branch Conditional to Count Register \\
\hline XL & 19 & 16 & CT & & 32 & B & bclr[1] & Branch Conditional to Link Register \\
\hline EVX & 4 & 527 & & & 208 & SP & brinc & Bit Reversed Increment \\
\hline X & 31 & 0 & & & 67 & B & cmp & Compare \\
\hline D & 11 & & & & 67 & B & cmpi & Compare Immediate \\
\hline X & 31 & 32 & & & 68 & B & cmpl & Compare Logical \\
\hline D & 10 & & & & 68 & B & cmpli & Compare Logical Immediate \\
\hline X & 31 & 58 & SR & & 76 & 64 & & Count Leading Zeros Doubleword \\
\hline X & 31 & 26 & SR & & 74 & B & cntlzw[.] & Count Leading Zeros Word \\
\hline XL & 19 & 257 & & & 33 & B & crand & Condition Register AND \\
\hline XL & 19 & 129 & & & 34 & B & crandc & Condition Register AND with Complement \\
\hline XL & 19 & 289 & & & 34 & B & creqv & Condition Register Equivalent \\
\hline XL & 19 & 225 & & & 33 & B & crnand & Condition Register NAND \\
\hline XL & 19 & 33 & & & 34 & B & crnor & Condition Register NOR \\
\hline XL & 19 & 449 & & & 33 & B & cror & Condition Register OR \\
\hline XL & 19 & 417 & & & 34 & B & crorc & Condition Register OR with Complement \\
\hline XL & 19 & 193 & & & 33 & B & crxor & Condition Register XOR \\
\hline X & 31 & 758 & & & 360 & E & dcba & Data Cache Block Allocate \\
\hline X & 31 & 86 & & & 367 & B & dcbf & Data Cache Block Flush \\
\hline X & 31 & 127 & & & 534 & E.PD & dcbfep & Data Cache Block Flush by External PID \\
\hline X & 31 & 470 & & P & 554 & E & dcbi & Data Cache Block Invalidate \\
\hline X & 31 & 390 & & & 558 & ECL & dcblc & Data Cache Block Lock Clear \\
\hline X & 31 & 54 & & & 366 & B & dcbst & Data Cache Block Store \\
\hline X & 31 & 63 & & & 533 & E.PD & dcbstep & Data Cache Block Store by External PID \\
\hline X & 31 & 278 & & & 360 & B & dcbt & Data Cache Block Touch \\
\hline X & 31 & 319 & & & 533 & E.PD & dcbtep & Data Cache Block Touch by External PID \\
\hline X & 31 & 166 & & & 557 & ECL & dcbtls & Data Cache Block Touch and Lock Set \\
\hline X & 31 & 246 & & & 365 & B & dcbtst & Data Cache Block Touch for Store \\
\hline X & 31 & 255 & & & 535 & E.PD & dcbtstep & Data Cache Block Touch for Store by External PID \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{EI} & \multicolumn{2}{|l|}{Opcode} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multirow[b]{2}{*}{Page} & \multirow[b]{2}{*}{Cat \({ }^{1}\)} & \multirow[b]{2}{*}{Mnemonic} & \multirow[b]{2}{*}{Instruction} \\
\hline & Pri & Ext & & & & & & \\
\hline X & 31 & 134 & & & 557 & ECL & dcbtstls & Data Cache Block Touch for Store and Lock Set \\
\hline X & 31 & 1014 & & & 366 & B & dcbz & Data Cache Block set to Zero \\
\hline X & 31 & 1023 & & & 536 & E.PD & dcbzep & Data Cache Block set to Zero by External PID \\
\hline X & 31 & 454 & & & 629 & E.CI & dci & Data Cache Invalidate \\
\hline X & 31 & 326 & & & 632 & E.CD & dcread & Data Cache Read [Alternative Encoding] \\
\hline X & 31 & 486 & & & 632 & E.CD & dcread & Data Cache Read \\
\hline XO & 31 & 489 & SR & & 66 & 64 & divd[0][.] & Divide Doubleword \\
\hline XO & 31 & 457 & SR & & 66 & 64 & divdu[0][.] & Divide Doubleword Unsigned \\
\hline XO & 31 & 491 & SR & & 64 & B & divw[0][.] & Divide Word \\
\hline XO & 31 & 459 & SR & & 64 & B & divwu[o][.] & Divide Word Unsigned \\
\hline X & 31 & 78 & & & 287 & LMV & dlmzb[.] & Determine Leftmost Zero Byte \\
\hline XFX & 19 & 198 & & & 620 & E.ED & dnh & Debugger Notify Halt \\
\hline X & 31 & 310 & & & 382 & EC & eciwx & External Control In Word Indexed \\
\hline X & 31 & 438 & & & 382 & EC & ecowx & External Control Out Word Indexed \\
\hline EVX & 4 & 740 & & & 274 & SP.FD & efdabs & Floating-Point Double-Precision Absolute Value \\
\hline EVX & 4 & 736 & & & 275 & SP.FD & efdadd & Floating-Point Double-Precision Add \\
\hline EVX & 4 & 751 & & & 280 & SP.FD & efdcfs & Floating-Point Double-Precision Convert from SinglePrecision \\
\hline EVX & 4 & 755 & & & 278 & SP.FD & efdcfsf & Convert Floating-Point Double-Precision from Signed Fraction \\
\hline EVX & 4 & 753 & & & 277 & SP.FD & efdcfsi & Convert Floating-Point Double-Precision from Signed Integer \\
\hline EVX & 4 & 739 & & & 278 & SP.FD & efdcfsid & Convert Floating-Point Double-Precision from Signed Integer Doubleword \\
\hline EVX & 4 & 754 & & & 278 & SP.FD & efdcfuf & Convert Floating-Point Double-Precision from Unsigned Fraction \\
\hline EVX & 4 & 752 & & & 277 & SP.FD & efdcfui & Convert Floating-Point Double-Precision from Unsigned Integer \\
\hline EVX & 4 & 738 & & & 278 & SP.FD & efdcfuid & Convert Floating-Point Double-Precision from Unsigned Integer Doubleword \\
\hline EVX & 4 & 750 & & & 276 & SP.FD & efdcmpeq & Floating-Point Double-Precision Compare Equal \\
\hline EVX & 4 & 748 & & & 276 & SP.FD & efdcmpgt & Floating-Point Double-Precision Compare Greater
Than \\
\hline EVX & 4 & 749 & & & 276 & SP.FD & efdcmplt & Floating-Point Double-Precision Compare Less Than \\
\hline EVX & 4 & 759 & & & 280 & SP.FD & efdctsf & Convert Floating-Point Double-Precision to Signed Fraction \\
\hline EVX & 4 & 757 & & & 278 & SP.FD & efdctsi & Convert Floating-Point Double-Precision to Signed Integer \\
\hline EVX & 4 & 747 & & & 279 & SP.FD & efdctsidz & Convert Floating-Point Double-Precision to Signed Integer Doubleword with Round toward Zero \\
\hline EVX & 4 & 762 & & & 280 & SP.FD & efdctsiz & Convert Floating-Point Double-Precision to Signed Integer with Round toward Zero \\
\hline EVX & 4 & 758 & & & 280 & SP.FD & efdctuf & Convert Floating-Point Double-Precision to Unsigned Fraction \\
\hline EVX & 4 & 756 & & & 278 & SP.FD & efdctui & Convert Floating-Point Double-Precision to Unsigned Integer \\
\hline EVX & 4 & 746 & & & 279 & SP.FD & efdctuidz & Convert Floating-Point Double-Precision to Unsigned Integer Doubleword with Round toward Zero \\
\hline EVX & 4 & 760 & & & 280 & SP.FD & efdctuiz & Convert Floating-Point Double-Precision to Unsigned Integer with Round toward Zero \\
\hline EVX & 4 & 745 & & & 275 & SP.FD & efddiv & Floating-Point Double-Precision Divide \\
\hline EVX & 4 & 744 & & & 275 & SP.FD & efdmul & Floating-Point Double-Precision Multiply \\
\hline EVX & 4 & 741 & & & 274 & SP.FD & efdnabs & Floating-Point Double-Precision Negative Absolute Value \\
\hline EVX & 4 & 742 & & & 274 & SP.FD & efdneg & Floating-Point Double-Precision Negate \\
\hline EVX & 4 & 737 & & & 275 & SP.FD & efdsub & Floating-Point Double-Precision Subtract \\
\hline EVX & 4 & 766 & & & 277 & SP.FD & efdtsteq & Floating-Point Double-Precision Test Equal \\
\hline EVX & 4 & 764 & & & 276 & SP.FD & efdtstgt & Floating-Point Double-Precision Test Greater Than \\
\hline EVX & 4 & 765 & & & 277 & SP.FD & efdtstlt & Floating-Point Double-Precision Test Less Than \\
\hline EVX & 4 & 708 & & & 267 & SP.FS & efsabs & Floating-Point Single-Precision Absolute Value \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{튼} & \multicolumn{2}{|l|}{Opcode} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multirow[b]{2}{*}{Page} & \multirow[b]{2}{*}{Cat \({ }^{1}\)} & \multirow[b]{2}{*}{Mnemonic} & \multirow[b]{2}{*}{Instruction} \\
\hline & Pri & Ext & & & & & & \\
\hline EVX & 4 & 704 & & & 268 & SP.FS & efsadd & Floating-Point Single-Precision Add \\
\hline EVX & 4 & 719 & & & 281 & SP.FD & efscfd & Floating-Point Single-Precision Convert from DoublePrecision \\
\hline EVX & 4 & 723 & & & 272 & SP.FS & efscfsf & Convert Floating-Point Single-Precision from Signed Fraction \\
\hline EVX & 4 & 721 & & & 272 & SP.FS & efscfsi & Convert Floating-Point Single-Precision from Signed Integer \\
\hline EVX & 4 & 722 & & & 272 & SP.FS & efscfuf & Convert Floating-Point Single-Precision from Unsigned Fraction \\
\hline EVX & 4 & 720 & & & 272 & SP.FS & efscfui & Convert Floating-Point Single-Precision from Unsigned Integer \\
\hline EVX & 4 & 718 & & & 270 & SP.FS & efscmpeq & Floating-Point Single-Precision Compare Equal \\
\hline EVX & 4 & 716 & & & 269 & SP.FS & efscmpgt & Floating-Point Single-Precision Compare Greater Than \\
\hline EVX & 4 & 717 & & & 269 & SP.FS & efscmplt & Floating-Point Single-Precision Compare Less Than \\
\hline EVX & 4 & 727 & & & 273 & SP.FS & efsctsf & Convert Floating-Point Single-Precision to Signed Fraction \\
\hline EVX & 4 & 725 & & & 272 & SP.FS & efsctsi & Convert Floating-Point Single-Precision to Signed Integer \\
\hline EVX & 4 & 730 & & & 273 & SP.FS & efsctsiz & Convert Floating-Point Single-Precision to Signed Integer with Round toward Zero \\
\hline EVX & 4 & 726 & & & 273 & SP.FS & efsctuf & Convert Floating-Point Single-Precision to Unsigned Fraction \\
\hline EVX & 4 & 724 & & & 272 & SP.FS & efsctui & Convert Floating-Point Single-Precision to Unsigned Integer \\
\hline EVX & 4 & 728 & & & 273 & SP.FS & efsctuiz & Convert Floating-Point Single-Precision to Unsigned Integer with Round toward Zero \\
\hline EVX & 4 & 713 & & & 268 & SP.FS & efsdiv & Floating-Point Single-Precision Divide \\
\hline EVX & 4 & 712 & & & 268 & SP.FS & efsmul & Floating-Point Single-Precision Multiply \\
\hline EVX & 4 & 709 & & & 267 & SP.FS & efsnabs & Floating-Point Single-Precision Negative Absolute
Value \\
\hline EVX & 4 & 710 & & & 267 & SP.FS & efsneg & Floating-Point Single-Precision Negate \\
\hline EVX & 4 & 705 & & & 268 & SP.FS & efssub & Floating-Point Single-Precision Subtract \\
\hline EVX & 4 & 734 & & & 271 & SP.FS & efststeq & Floating-Point Single-Precision Test Equal \\
\hline EVX & 4 & 732 & & & 270 & SP.FS & efststgt & Floating-Point Single-Precision Test Greater Than \\
\hline EVX & 4 & 733 & & & 271 & SP.FS & efststlt & Floating-Point Single-Precision Test Less Than \\
\hline X & 31 & 854 & & & 374 & S & eieio & Enforce In-order Execution of I/O \\
\hline X & 31 & 284 & SR & & 74 & B & eqv[.] & Equivalent \\
\hline EVX & 4 & 520 & & & 208 & SP & evabs & Vector Absolute Value \\
\hline EVX & 4 & 514 & & & 208 & SP & evaddiw & Vector Add Immediate Word \\
\hline EVX & 4 & 1225 & & & 208 & SP & evaddsmiaaw & Vector Add Signed, Modulo, Integer to Accumulator Word \\
\hline EVX & 4 & 1217 & & & 209 & SP & evaddssiaaw & Vector Add Signed, Saturate, Integer to Accumulator Word \\
\hline EVX & 4 & 1224 & & & 209 & SP & evaddumiaaw & Vector Add Unsigned, Modulo, Integer to Accumulator Word \\
\hline EVX & 4 & 1216 & & & 209 & SP & evaddusiaaw & Vector Add Unsigned, Saturate, Integer to Accumulator Word \\
\hline EVX & 4 & 512 & & & 209 & SP & evaddw & Vector Add Word \\
\hline EVX & 4 & 529 & & & 210 & SP & evand & Vector AND \\
\hline EVX & 4 & 530 & & & 210 & SP & evandc & Vector AND with Complement \\
\hline EVX & 4 & 564 & & & 210 & SP & evcmpeq & Vector Compare Equal \\
\hline EVX & 4 & 561 & & & 210 & SP & evcmpgts & Vector Compare Greater Than Signed \\
\hline EVX & 4 & 560 & & & 211 & SP & evcmpgtu & Vector Compare Greater Than Unsigned \\
\hline EVX & 4 & 563 & & & 211 & SP & evcmplts & Vector Compare Less Than Signed \\
\hline EVX & 4 & 562 & & & 211 & SP & evcmpltu & Vector Compare Less Than Unsigned \\
\hline EVX & 4 & 526 & & & 212 & SP & evcntlsw & Vector Count Leading Signed Bits Word \\
\hline EVX & 4 & 525 & & & 212 & SP & evcntlzw & Vector Count Leading Zeros Word \\
\hline EVX & 4 & 1222 & & & 212 & SP & evdivws & Vector Divide Word Signed \\
\hline EVX & 4 & 1223 & & & 213 & SP & evdivwu & Vector Divide Word Unsigned \\
\hline EVX & 4 & 537 & & & 213 & SP & eveqv & Vector Equivalent \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{|E} & \multicolumn{2}{|l|}{Opcode} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multirow[b]{2}{*}{Page} & \multirow[b]{2}{*}{Cat \({ }^{1}\)} & \multirow[b]{2}{*}{Mnemonic} & \multirow[b]{2}{*}{Instruction} \\
\hline & Pri & Ext & & & & & & \\
\hline EVX & 4 & 522 & & & 213 & SP & evextsb & Vector Extend Sign Byte \\
\hline EVX & 4 & 523 & & & 213 & SP & evextsh & Vector Extend Sign Halfword \\
\hline EVX & 4 & 644 & & & 259 & SP.FV & evfsabs & Vector Floating-Point Single-Precision Absolute Value \\
\hline EVX & 4 & 640 & & & 260 & SP.FV & evfsadd & Vector Floating-Point Single-Precision Add \\
\hline EVX & 4 & 659 & & & 264 & SP.FV & evfscfsf & Vector Convert Floating-Point Single-Precision from Signed Fraction \\
\hline EVX & 4 & 657 & & & 264 & SP.FV & evfscfsi & Vector Convert Floating-Point Single-Precision from Signed Integer \\
\hline EVX & 4 & 658 & & & 264 & SP.FV & evfscfuf & Vector Convert Floating-Point Single-Precision from Unsigned Fraction \\
\hline EVX & 4 & 656 & & & 264 & SP.FV & evfscfui & Vector Convert Floating-Point Single-Precision from Unsigned Integer \\
\hline EVX & 4 & 654 & & & 262 & SP.FV & evfscmpeq & Vector Floating-Point Single-Precision Compare Equal \\
\hline EVX & 4 & 652 & & & 261 & SP.FV & evfscmpgt & Vector Floating-Point Single-Precision Compare Greater Than \\
\hline EVX & 4 & 653 & & & 261 & SP.FV & evfscmplt & Vector Floating-Point Single-Precision Compare Less Than \\
\hline EVX & 4 & 663 & & & 266 & SP.FV & evfsctsf & Vector Convert Floating-Point Single-Precision to Signed Fraction \\
\hline EVX & 4 & 661 & & & 265 & SP.FV & evfsctsi & Vector Convert Floating-Point Single-Precision to Signed Integer \\
\hline EVX & 4 & 666 & & & 265 & SP.FV & evfsctsiz & Vector Convert Floating-Point Single-Precision to Signed Integer with Round toward Zero \\
\hline EVX & 4 & 662 & & & 266 & SP.FV & evfsctuf & Vector Convert Floating-Point Single-Precision to Unsigned Fraction \\
\hline EVX & 4 & 660 & & & 265 & SP.FV & evfsctui & Vector Convert Floating-Point Single-Precision to Unsigned Integer \\
\hline EVX & 4 & 664 & & & 265 & SP.FV & evfsctuiz & Vector Convert Floating-Point Single-Precision to Unsigned Integer with Round toward Zero \\
\hline EVX & 4 & 649 & & & 260 & SP.FV & evfsdiv & Vector Floating-Point Single-Precision Divide \\
\hline EVX & 4 & 648 & & & 260 & SP.FV & evfsmul & Vector Floating-Point Single-Precision Multiply \\
\hline EVX & 4 & 645 & & & 259 & SP.FV & evfsnabs & Vector Floating-Point Single-Precision Negative Absolute Value \\
\hline EVX & 4 & 646 & & & 259 & SP.FV & evfsneg & Vector Floating-Point Single-Precision Negate \\
\hline EVX & 4 & 641 & & & 260 & SP.FV & evfssub & Vector Floating-Point Single-Precision Subtract \\
\hline EVX & 4 & 670 & & & 263 & SP.FV & evfststeq & Vector Floating-Point Single-Precision Test Equal \\
\hline EVX & 4 & 668 & & & 262 & SP.FV & evfststgt & Vector Floating-Point Single-Precision Test Greater Than \\
\hline EVX & 4 & 669 & & & 263 & SP.FV & evfststlt & Vector Floating-Point Single-Precision Test Less Than \\
\hline EVX & 4 & 769 & & & 214 & SP & evldd & Vector Load Double Word into Double Word \\
\hline EVX & 31 & 285 & & & 538 & E.PD & evlddepx & Vector Load Doubleword into Doubleword by External Process ID Indexed \\
\hline EVX & 4 & 768 & & & 214 & SP & eviddx & Vector Load Double Word into Double Word Indexed \\
\hline EVX & 4 & 773 & & & 214 & SP & evldh & Vector Load Double into Four Halfwords \\
\hline EVX & 4 & 772 & & & 214 & SP & evldhx & Vector Load Double into Four Halfwords Indexed \\
\hline EVX & 4 & 771 & & & 215 & SP & evldw & Vector Load Double into Two Words \\
\hline EVX & 4 & 770 & & & 215 & SP & evldwx & Vector Load Double into Two Words Indexed \\
\hline EVX & 4 & 777 & & & 215 & SP & evlhhesplat & Vector Load Halfword into Halfwords Even and Splat \\
\hline EVX & 4 & 776 & & & 215 & SP & evlhhesplatx & Vector Load Halfword into Halfwords Even and Splat Indexed \\
\hline EVX & 4 & 783 & & & 216 & SP & evlhhossplat & Vector Load Halfword into Halfword Odd Signed and Splat \\
\hline EVX & 4 & 782 & & & 216 & SP & evlhhossplatx & Vector Load Halfword into Halfword Odd Signed and Splat Indexed \\
\hline EVX & 4 & 781 & & & 216 & SP & evlhhousplat & Vector Load Halfword into Halfword Odd Unsigned and Splat \\
\hline EVX & 4 & 780 & & & 216 & SP & evlhhousplatx & Vector Load Halfword into Halfword Odd Unsigned and Splat Indexed \\
\hline EVX & 4 & 785 & & & 217 & SP & evlwhe & Vector Load Word into Two Halfwords Even \\
\hline EVX & 4 & 784 & & & 217 & SP & evlwhex & Vector Load Word into Two Halfwords Even Indexed \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline 든 & Pri & code &  & Page & Cat \({ }^{1}\) & Mnemonic & Instruction \\
\hline EVX & 4 & 791 & & 217 & SP & evlwhos & Vector Load Word into Two Halfwords Odd Signed (with sign extension) \\
\hline EVX & 4 & 790 & & 217 & SP & evlwhosx & Vector Load Word into Two Halfwords Odd Signed Indexed (with sign extension) \\
\hline EVX & 4 & 789 & & 218 & SP & evlwhou & Vector Load Word into Two Halfwords Odd Unsigned (zero-extended) \\
\hline EVX & 4 & 788 & & 218 & SP & evlwhoux & Vector Load Word into Two Halfwords Odd Unsigned Indexed (zero-extended) \\
\hline EVX & 4 & 797 & & 218 & SP & evlwhsplat & Vector Load Word into Two Halfwords and Splat \\
\hline EVX & 4 & 796 & & 218 & SP & evlwhsplatx & Vector Load Word into Two Halfwords and Splat Indexed \\
\hline EVX & 4 & 793 & & 219 & SP & evlwwsplat & Vector Load Word into Word and Splat \\
\hline EVX & 4 & 792 & & 219 & SP & evlwwsplatx & Vector Load Word into Word and Splat Indexed \\
\hline EVX & 4 & 556 & & 219 & SP & evmergehi & Vector Merge High \\
\hline EVX & 4 & 558 & & 220 & SP & evmergehilo & Vector Merge High/Low \\
\hline EVX & 4 & 557 & & 219 & SP & evmergelo & Vector Merge Low \\
\hline EVX & 4 & 559 & & 220 & SP & evmergelohi & Vector Merge Low/High \\
\hline EVX & 4 & 1323 & & 220 & SP & evmhegsmfaa & Vector Multiply Halfwords, Even, Guarded, Signed, Modulo, Fractional and Accumulate \\
\hline EVX & 4 & 1451 & & 220 & SP & evmhegsmfan & Vector Multiply Halfwords, Even, Guarded, Signed, Modulo, Fractional and Accumulate Negative \\
\hline EVX & 4 & 1321 & & 221 & SP & evmhegsmiaa & Vector Multiply Halfwords, Even, Guarded, Signed, Modulo, Integer and Accumulate \\
\hline EVX & 4 & 1449 & & 221 & SP & evmhegsmian & Vector Multiply Halfwords, Even, Guarded, Signed, Modulo, Integer and Accumulate Negative \\
\hline EVX & 4 & 1320 & & 221 & SP & evmhegumiaa & Vector Multiply Halfwords, Even, Guarded, Unsigned, Modulo, Integer and Accumulate \\
\hline EVX & 4 & 1448 & & 221 & SP & evmhegumian & Vector Multiply Halfwords, Even, Guarded, Unsigned, Modulo, Integer and Accumulate Negative \\
\hline EVX & 4 & 1035 & & 222 & SP & evmhesmf & Vector Multiply Halfwords, Even, Signed, Modulo, Fractional \\
\hline EVX & 4 & 1067 & & 222 & SP & evmhesmfa & Vector Multiply Halfwords, Even, Signed, Modulo, Fractional to Accumulator \\
\hline EVX & 4 & 1291 & & 222 & SP & evmhesmfaaw & Vector Multiply Halfwords, Even, Signed, Modulo, Fractional and Accumulate into Words \\
\hline EVX & 4 & 1419 & & 222 & SP & evmhesmfanw & Vector Multiply Halfwords, Even, Signed, Modulo, Fractional and Accumulate Negative into Words \\
\hline EVX & 4 & 1033 & & 223 & SP & evmhesmi & Vector Multiply Halfwords, Even, Signed, Modulo, Integer \\
\hline EVX & 4 & 1065 & & 223 & SP & evmhesmia & Vector Multiply Halfwords, Even, Signed, Modulo, Integer to Accumulator \\
\hline EVX & 4 & 1289 & & 223 & SP & evmhesmiaaw & Vector Multiply Halfwords, Even, Signed, Modulo, Integer and Accumulate into Words \\
\hline EVX & 4 & 1417 & & 223 & SP & evmhesmianw & Vector Multiply Halfwords, Even, Signed, Modulo, Integer and Accumulate Negative into Words \\
\hline EVX & 4 & 1027 & & 224 & SP & evmhessf & Vector Multiply Halfwords, Even, Signed, Saturate, Fractional \\
\hline EVX & 4 & 1059 & & 224 & SP & evmhessfa & Vector Multiply Halfwords, Even, Signed, Saturate, Fractional to Accumulator \\
\hline EVX & 4 & 1283 & & 225 & SP & evmhessfaaw & Vector Multiply Halfwords, Even, Signed, Saturate, Fractional and Accumulate into Words \\
\hline EVX & 4 & 1411 & & 225 & SP & evmhessfanw & Vector Multiply Halfwords, Even, Signed, Saturate, Fractional and Accumulate Negative into Words \\
\hline EVX & 4 & 1281 & & 226 & SP & evmhessiaaw & Vector Multiply Halfwords, Even, Signed, Saturate, Integer and Accumulate into Words \\
\hline EVX & 4 & 1409 & & 226 & SP & evmhessianw & Vector Multiply Halfwords, Even, Signed, Saturate, Integer and Accumulate Negative into Words \\
\hline EVX & 4 & 1032 & & 227 & SP & evmheumi & Vector Multiply Halfwords, Even, Unsigned, Modulo, Integer \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{E} & \multicolumn{2}{|l|}{Opcode} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multirow[b]{2}{*}{Page} & \multirow[b]{2}{*}{Cat \({ }^{1}\)} & \multirow[b]{2}{*}{Mnemonic} & \multirow[b]{2}{*}{Instruction} \\
\hline & Pri & Ext & & & & & & \\
\hline EVX & 4 & 1064 & & & 227 & SP & evmheumia & Vector Multiply Halfwords, Even, Unsigned, Modulo, Integer to Accumulator \\
\hline EVX & 4 & 1288 & & & 227 & SP & evmheumiaaw & Vector Multiply Halfwords, Even, Unsigned, Modulo, Integer and Accumulate into Words \\
\hline EVX & 4 & 1416 & & & 227 & SP & evmheumianw & Vector Multiply Halfwords, Even, Unsigned, Modulo, Integer and Accumulate Negative into Words \\
\hline EVX & 4 & 1280 & & & 228 & SP & evmheusiaaw & Vector Multiply Halfwords, Even, Unsigned, Saturate, Integer and Accumulate into Words \\
\hline EVX & 4 & 1408 & & & 228 & SP & evmheusianw & Vector Multiply Halfwords, Even, Unsigned, Saturate, Integer and Accumulate Negative into Words \\
\hline EVX & 4 & 1327 & & & 229 & SP & evmhogsmfaa & Vector Multiply Halfwords, Odd, Guarded, Signed, Modulo, Fractional and Accumulate \\
\hline EVX & 4 & 1455 & & & 229 & SP & evmhogsmfan & Vector Multiply Halfwords, Odd, Guarded, Signed, Modulo, Fractional and Accumulate Negative \\
\hline EVX & 4 & 1325 & & & 229 & SP & evmhogsmiaa & Vector Multiply Halfwords, Odd, Guarded, Signed, Modulo, Integer and Accumulate \\
\hline EVX & 4 & 1453 & & & 229 & SP & evmhogsmian & Vector Multiply Halfwords, Odd, Guarded, Signed, Modulo, Integer and Accumulate Negative \\
\hline EVX & 4 & 1324 & & & 230 & SP & evmhogumiaa & Vector Multiply Halfwords, Odd, Guarded, Unsigned, Modulo, Integer and Accumulate \\
\hline EVX & 4 & 1452 & & & 230 & SP & evmhogumian & Vector Multiply Halfwords, Odd, Guarded, Unsigned, Modulo, Integer and Accumulate Negative \\
\hline EVX & 4 & 1039 & & & 230 & SP & evmhosmf & Vector Multiply Halfwords, Odd, Signed, Modulo, Fractional \\
\hline EVX & 4 & 1071 & & & 230 & SP & evmhosmfa & Vector Multiply Halfwords, Odd, Signed, Modulo, Fractional to Accumulator \\
\hline EVX & 4 & 1295 & & & 231 & SP & evmhosmfaaw & Vector Multiply Halfwords, Odd, Signed, Modulo, Fractional and Accumulate into Words \\
\hline EVX & 4 & 1423 & & & 231 & SP & evmhosmfanw & Vector Multiply Halfwords, Odd, Signed, Modulo, Fractional and Accumulate Negative into Words \\
\hline EVX & 4 & 1037 & & & 231 & SP & evmhosmi & Vector Multiply Halfwords, Odd, Signed, Modulo, Integer \\
\hline EVX & 4 & 1069 & & & 231 & SP & evmhosmia & Vector Multiply Halfwords, Odd, Signed, Modulo, Integer to Accumulator \\
\hline EVX & 4 & 1293 & & & 232 & SP & evmhosmiaaw & Vector Multiply Halfwords, Odd, Signed, Modulo, Integer and Accumulate into Words \\
\hline EVX & 4 & 1421 & & & 231 & SP & evmhosmianw & Vector Multiply Halfwords, Odd, Signed, Modulo, Integer and Accumulate Negative into Words \\
\hline EVX & 4 & 1031 & & & 233 & SP & evmhossf & Vector Multiply Halfwords, Odd, Signed, Saturate, Fractional \\
\hline EVX & 4 & 1063 & & & 233 & SP & evmhossfa & Vector Multiply Halfwords, Odd, Signed, Saturate, Fractional to Accumulator \\
\hline EVX & 4 & 1287 & & & 234 & SP & evmhossfaaw & Vector Multiply Halfwords, Odd, Signed, Saturate, Fractional and Accumulate into Words \\
\hline EVX & 4 & 1415 & & & 234 & SP & evmhossfanw & Vector Multiply Halfwords, Odd, Signed, Saturate, Fractional and Accumulate Negative into Words \\
\hline EVX & 4 & 1285 & & & 235 & SP & evmhossiaaw & Vector Multiply Halfwords, Odd, Signed, Saturate, Integer and Accumulate into Words \\
\hline EVX & 4 & 1413 & & & 235 & SP & evmhossianw & Vector Multiply Halfwords, Odd, Signed, Saturate, Integer and Accumulate Negative into Words \\
\hline EVX & 4 & 1036 & & & 235 & SP & evmhoumi & Vector Multiply Halfwords, Odd, Unsigned, Modulo, Integer \\
\hline EVX & 4 & 1068 & & & 235 & SP & evmhoumia & Vector Multiply Halfwords, Odd, Unsigned, Modulo, Integer to Accumulator \\
\hline EVX & 4 & 1292 & & & 236 & SP & evmhoumiaaw & Vector Multiply Halfwords, Odd, Unsigned, Modulo, Integer and Accumulate into Words \\
\hline EVX & 4 & 1420 & & & 232 & SP & evmhoumianw & Vector Multiply Halfwords, Odd, Unsigned, Modulo, Integer and Accumulate Negative into Words \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{튼} & \multicolumn{2}{|l|}{Opcode} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\[
\frac{0}{0}
\]}} & \multirow[b]{2}{*}{Page} & \multirow[b]{2}{*}{Cat \({ }^{1}\)} & \multirow[b]{2}{*}{Mnemonic} & \multirow[b]{2}{*}{Instruction} \\
\hline & Pri & Ext & & & & & & \\
\hline EVX & 4 & 1284 & & & 236 & SP & evmhousiaaw & Vector Multiply Halfwords, Odd, Unsigned, Saturate, Integer and Accumulate into Words \\
\hline EVX & 4 & 1412 & & & 236 & SP & evmhousianw & Vector Multiply Halfwords, Odd, Unsigned, Saturate, Integer and Accumulate Negative into Words \\
\hline EVX & 4 & 1220 & & & 237 & SP & evmra & Initialize Accumulator \\
\hline EVX & 4 & 1103 & & & 237 & SP & evmwhsmf & Vector Multiply Word High Signed, Modulo, Fractional \\
\hline EVX & 4 & 1135 & & & 237 & SP & evmwhsmfa & Vector Multiply Word High Signed, Modulo, Fractional to Accumulator \\
\hline EVX & 4 & 1101 & & & 237 & SP & evmwhsmi & Vector Multiply Word High Signed, Modulo, Integer \\
\hline EVX & 4 & 1133 & & & 237 & SP & evmwhsmia & Vector Multiply Word High Signed, Modulo, Integer to Accumulator \\
\hline EVX & 4 & 1095 & & & 238 & SP & evmwhssf & Vector Multiply Word High Signed, Saturate, Fractional \\
\hline EVX & 4 & 1127 & & & 238 & SP & evmwhssfa & Vector Multiply Word High Signed, Saturate, Fractional to Accumulator \\
\hline EVX & 4 & 1100 & & & 238 & SP & evmwhumi & Vector Multiply Word High Unsigned, Modulo, Integer \\
\hline EVX & 4 & 1132 & & & 238 & SP & evmwhumia & Vector Multiply Word High Unsigned, Modulo, Integer to Accumulator \\
\hline EVX & 4 & 1353 & & & 239 & SP & evmwlsmiaaw & Vector Multiply Word Low Signed, Modulo, Integer and Accumulate into Words \\
\hline EVX & 4 & 1481 & & & 239 & SP & evmwlsmianw & Vector Multiply Word Low Signed, Modulo, Integer and Accumulate Negative in Words \\
\hline EVX & 4 & 1345 & & & 239 & SP & evmwlssiaaw & Vector Multiply Word Low Signed, Saturate, Integer and Accumulate into Words \\
\hline EVX & 4 & 1473 & & & 239 & SP & evmwlssianw & Vector Multiply Word Low Signed, Saturate, Integer and Accumulate Negative in Words \\
\hline EVX & 4 & 1096 & & & 240 & SP & evmwlumi & Vector Multiply Word Low Unsigned, Modulo, Integer \\
\hline EVX & 4 & 1128 & & & 240 & SP & evmwlumia & Vector Multiply Word Low Unsigned, Modulo, Integer to Accumulator \\
\hline EVX & 4 & 1352 & & & 240 & SP & evmwlumiaaw & Vector Multiply Word Low Unsigned, Modulo, Integer and Accumulate into Words \\
\hline EVX & 4 & 1480 & & & 240 & SP & evmwlumianw & Vector Multiply Word Low Unsigned, Modulo, Integer and Accumulate Negative in Words \\
\hline EVX & 4 & 1344 & & & 241 & SP & evmwlusiaaw & Vector Multiply Word Low Unsigned, Saturate, Integer and Accumulate into Words \\
\hline EVX & 4 & 1472 & & & 241 & SP & evmwlusianw & Vector Multiply Word Low Unsigned, Saturate, Integer and Accumulate Negative in Words \\
\hline EVX & 4 & 1115 & & & 241 & SP & evmwsmf & Vector Multiply Word Signed, Modulo, Fractional \\
\hline EVX & 4 & 1147 & & & 241 & SP & evmwsmfa & Vector Multiply Word Signed, Modulo, Fractional to Accumulator \\
\hline EVX & 4 & 1371 & & & 242 & SP & evmwsmfaa & Vector Multiply Word Signed, Modulo, Fractional and Accumulate \\
\hline EVX & 4 & 1499 & & & 242 & SP & evmwsmfan & Vector Multiply Word Signed, Modulo, Fractional and Accumulate Negative \\
\hline EVX & 4 & 1113 & & & 242 & SP & evmwsmi & Vector Multiply Word Signed, Modulo, Integer \\
\hline EVX & 4 & 1145 & & & 242 & SP & evmwsmia & Vector Multiply Word Signed, Modulo, Integer to Accumulator \\
\hline EVX & 4 & 1369 & & & 242 & SP & evmwsmiaa & Vector Multiply Word Signed, Modulo, Integer and Accumulate \\
\hline EVX & 4 & 1497 & & & 242 & SP & evmwsmian & Vector Multiply Word Signed, Modulo, Integer and Accumulate Negative \\
\hline EVX & 4 & 1107 & & & 243 & SP & evmwssf & Vector Multiply Word Signed, Saturate, Fractional \\
\hline EVX & 4 & 1139 & & & 243 & SP & evmwssfa & Vector Multiply Word Signed, Saturate, Fractional to Accumulator \\
\hline EVX & 4 & 1363 & & & 243 & SP & evmwssfaa & Vector Multiply Word Signed, Saturate, Fractional and Accumulate \\
\hline EVX & 4 & 1491 & & & 244 & SP & evmwssfan & Vector Multiply Word Signed, Saturate, Fractional and Accumulate Negative \\
\hline EVX & 4 & 1112 & & & 244 & SP & evmwumi & Vector Multiply Word Unsigned, Modulo, Integer \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{EI} & \multicolumn{2}{|l|}{Opcode} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multirow[b]{2}{*}{Page} & \multirow[b]{2}{*}{Cat \({ }^{1}\)} & \multirow[b]{2}{*}{Mnemonic} & \multirow[b]{2}{*}{Instruction} \\
\hline & Pri & Ext & & & & & & \\
\hline EVX & 4 & 1144 & & & 244 & SP & evmwumia & Vector Multiply Word Unsigned, Modulo, Integer to Accumulator \\
\hline EVX & 4 & 1368 & & & 245 & SP & evmwumiaa & Vector Multiply Word Unsigned, Modulo, Integer and Accumulate \\
\hline EVX & 4 & 1496 & & & 245 & SP & evmwumian & Vector Multiply Word Unsigned, Modulo, Integer and Accumulate Negative \\
\hline EVX & 4 & 542 & & & 245 & SP & evnand & Vector NAND \\
\hline EVX & 4 & 521 & & & 245 & SP & evneg & Vector Negate \\
\hline EVX & 4 & 536 & & & 245 & SP & evnor & Vector NOR \\
\hline EVX & 4 & 535 & & & 246 & SP & evor & Vector OR \\
\hline EVX & 4 & 539 & & & 246 & SP & evorc & Vector OR with Complement \\
\hline EVX & 4 & 552 & & & 246 & SP & evrlw & Vector Rotate Left Word \\
\hline EVX & 4 & 554 & & & 247 & SP & evrlwi & Vector Rotate Left Word Immediate \\
\hline EVX & 4 & 524 & & & 247 & SP & evrndw & Vector Round Word \\
\hline EVS & 4 & 79 & & & 247 & SP & evsel & Vector Select \\
\hline EVX & 4 & 548 & & & 248 & SP & evslw & Vector Shift Left Word \\
\hline EVX & 4 & 550 & & & 248 & SP & evslwi & Vector Shift Left Word Immediate \\
\hline EVX & 4 & 555 & & & 248 & SP & evsplatfi & Vector Splat Fractional Immediate \\
\hline EVX & 4 & 553 & & & 248 & SP & evsplati & Vector Splat Immediate \\
\hline EVX & 4 & 547 & & & 248 & SP & evsrwis & Vector Shift Right Word Immediate Signed \\
\hline EVX & 4 & 546 & & & 248 & SP & evsrwiu & Vector Shift Right Word Immediate Unsigned \\
\hline EVX & 4 & 545 & & & 249 & SP & evsrws & Vector Shift Right Word Signed \\
\hline EVX & 4 & 544 & & & 249 & SP & evsrwu & Vector Shift Right Word Unsigned \\
\hline EVX & 4 & 801 & & & 249 & SP & evstdd & Vector Store Double of Double \\
\hline EVX & 31 & 413 & & & 538 & E.PD & evstddepx & Vector Store Doubleword into Doubleword by External Process ID Indexed \\
\hline EVX & 4 & 800 & & & 249 & SP & evstddx & Vector Store Double of Double Indexed \\
\hline EVX & 4 & 805 & & & 250 & SP & evstdh & Vector Store Double of Four Halfwords \\
\hline EVX & 4 & 804 & & & 250 & SP & evstdhx & Vector Store Double of Four Halfwords Indexed \\
\hline EVX & 4 & 803 & & & 250 & SP & evstdw & Vector Store Double of Two Words \\
\hline EVX & 4 & 802 & & & 250 & SP & evstdwx & Vector Store Double of Two Words Indexed \\
\hline EVX & 4 & 817 & & & 251 & SP & evstwhe & Vector Store Word of Two Halfwords from Even \\
\hline EVX & 4 & 816 & & & 251 & SP & evstwhex & Vector Store Word of Two Halfwords from Even Indexed \\
\hline EVX & 4 & 821 & & & 251 & SP & evstwho & Vector Store Word of Two Halfwords from Odd \\
\hline EVX & 4 & 820 & & & 251 & SP & evstwhox & Vector Store Word of Two Halfwords from Odd Indexed \\
\hline EVX & 4 & 825 & & & 251 & SP & evstwwe & Vector Store Word of Word from Even \\
\hline EVX & 4 & 824 & & & 251 & SP & evstwwex & Vector Store Word of Word from Even Indexed \\
\hline EVX & 4 & 829 & & & 252 & SP & evstwwo & Vector Store Word of Word from Odd \\
\hline EVX & 4 & 828 & & & 252 & SP & evstwwox & Vector Store Word of Word from Odd Indexed \\
\hline EVX & 4 & 1227 & & & 252 & SP & evsubfsmiaaw & Vector Subtract Signed, Modulo, Integer to Accumulator Word \\
\hline EVX & 4 & 1219 & & & 252 & SP & evsubfssiaaw & Vector Subtract Signed, Saturate, Integer to Accumulator Word \\
\hline EVX & 4 & 1226 & & & 253 & SP & evsubfumiaaw & Vector Subtract Unsigned, Modulo, Integer to Accumulator Word \\
\hline EVX & 4 & 1218 & & & 253 & SP & evsubfusiaaw & Vector Subtract Unsigned, Saturate, Integer to Accumulator Word \\
\hline EVX & 4 & 516 & & & 253 & SP & evsubfw & Vector Subtract from Word \\
\hline EVX & 4 & 518 & & & 253 & SP & evsubifw & Vector Subtract Immediate from Word \\
\hline EVX & 4 & 534 & & & 253 & SP & evxor & Vector XOR \\
\hline X & 31 & 954 & SR & & 74 & B & extsb[.] & Extend Sign Byte \\
\hline X & 31 & 922 & SR & & 74 & B & extsh[.] & Extend Sign Halfword \\
\hline X & 31 & 986 & SR & & 76 & 64 & extsw[.] & Extend Sign Word \\
\hline X & 63 & 264 & & & 118 & FP[R] & fabs[.] & Floating Absolute Value \\
\hline A & 63 & 21 & & & 119 & FP[R] & fadd[.] & Floating Add \\
\hline A & 59 & 21 & & & 119 & FP[R] & fadds[.] & Floating Add Single \\
\hline X & 63 & 846 & & & 127 & FP[R] & fcfid[.] & Floating Convert From Integer Doubleword \\
\hline X & 63 & 32 & & & 129 & FP & fcmpo & Floating Compare Ordered \\
\hline X & 63 & 0 & & & 129 & FP & fcmpu & Floating Compare Unordered \\
\hline X & 63 & 814 & & & 125 & FP[R] & fctid[.] & Floating Convert To Integer Doubleword \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{튼} & \multicolumn{2}{|l|}{Opcode} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\(\frac{0}{0^{-}}\)}} & \multirow[b]{2}{*}{Page} & \multirow[b]{2}{*}{Cat \({ }^{1}\)} & \multirow[b]{2}{*}{Mnemonic} & \multirow[b]{2}{*}{Instruction} \\
\hline & Pri & Ext & & & & & & \\
\hline X & 63 & 815 & & & 126 & FP[R] & fctidz[.] & Floating Convert To Integer Doubleword with round toward Zero \\
\hline X & 63 & 14 & & & 126 & FP[R] & fctiw[.] & Floating Convert To Integer Word \\
\hline X & 63 & 15 & & & 127 & FP[R] & fctiwz[.] & Floating Convert To Integer Word with round toward Zero \\
\hline A & 63 & 18 & & & 120 & FP[R] & fdiv[.] & Floating Divide \\
\hline A & 59 & 18 & & & 120 & FP[R] & fdivs[.] & Floating Divide Single \\
\hline A & 63 & 29 & & & 123 & FP[R] & fmadd[.] & Floating Multiply-Add \\
\hline A & 59 & 29 & & & 123 & FP[R] & fmadds[.] & Floating Multiply-Add Single \\
\hline X & 63 & 72 & & & 118 & FP[R] & fmr [.] & Floating Move Register \\
\hline A & 63 & 28 & & & 123 & FP[R] & fmsub[.] & Floating Multiply-Subtract \\
\hline A & 59 & 28 & & & 123 & FP[R] & fmsubs[.] & Floating Multiply-Subtract Single \\
\hline A & 63 & 25 & & & 120 & FP[R] & fmul[.] & Floating Multiply \\
\hline A & 59 & 25 & & & 120 & FP[R] & fmuls[.] & Floating Multiply Single \\
\hline X & 63 & 136 & & & 118 & FP[R] & fnabs[.] & Floating Negative Absolute Value \\
\hline X & 63 & 40 & & & 118 & FP[R] & fneg[.] & Floating Negate \\
\hline A & 63 & 31 & & & 124 & FP[R] & fnmadd[.] & Floating Negative Multiply-Add \\
\hline A & 59 & 31 & & & 124 & FP[R] & fnmadds[.] & Floating Negative Multiply-Add Single \\
\hline A & 63 & 30 & & & 124 & FP[R] & fnmsub[.] & Floating Negative Multiply-Subtract \\
\hline A & 59 & 30 & & & 124 & FP[R] & fnmsubs[.] & Floating Negative Multiply-Subtract Single \\
\hline A & 63 & 24 & & & 121 & FP[R] & fre[.] & Floating Reciprocal Estimate \\
\hline A & 59 & 24 & & & 121 & FP[R] & fres[.] & Floating Reciprocal Estimate Single \\
\hline X & 63 & 488 & & & 128 & FP[R] & frim[.] & Floating Round to Integer Minus \\
\hline X & 63 & 392 & & & 128 & FP[R].in & frin[.] & Floating Round to Integer Nearest \\
\hline X & 63 & 456 & & & 128 & FP[R].in & frip[.] & Floating Round to Integer Plus \\
\hline X & 63 & 424 & & & 128 & FP[R].in & friz[.] & Floating Round to Integer Toward Zero \\
\hline X & 63 & 12 & & & 125 & FP[R].in & frsp[.] & Floating Round to Single-Precision \\
\hline A & 63 & 26 & & & 122 & FP[R].in & frsqrte[.] & Floating Reciprocal Square Root Estimate \\
\hline A & 59 & 26 & & & 122 & FP[R].in & frsqrtes[.] & Floating Reciprocal Square Root Estimate Single \\
\hline A & 63 & 23 & & & 130 & FP[R] & fsel[.] & Floating Select \\
\hline A & 63 & 22 & & & 121 & FP[R] & fsart[] & Floating Square Root \\
\hline A & 59 & 22 & & & 121 & FP[R] & fsqrts[.] & Floating Square Root Single \\
\hline A & 63 & 20 & & & 119 & FP[R] & fsub[.] & Floating Subtract \\
\hline A & 59 & 20 & & & 119 & FP[R] & fsubs[.] & Floating Subtract Single \\
\hline XL & 19 & 274 & & H & 405 & S & hrfid & Hypervisor Return From Interrupt Doubleword \\
\hline X & 31 & 982 & & & 359 & B & icbi & Instruction Cache Block Invalidate \\
\hline X & 31 & 991 & & & 536 & E.PD & icbiep & Instruction Cache Block Invalidate by External PID \\
\hline X & 31 & 230 & & & 559 & ECL & icblc & Instruction Cache Block Lock Clear \\
\hline X & 31 & 22 & & & 359 & E & icbt & Instruction Cache Block Touch \\
\hline X & 31 & 486 & & & 558 & ECL & icbtls & Instruction Cache Block Touch and Lock Set \\
\hline X & 31 & 966 & & & 629 & E.CI & ici & Instruction Cache Invalidate \\
\hline X & 31 & 998 & & & 633 & E.CD & icread & Instruction Cache Read \\
\hline A & 31 & 15 & & & 70 & B.in & isel & Integer Select \\
\hline XL & 19 & 150 & & & 369 & B & isync & Instruction Synchronize \\
\hline X & 31 & 95 & & & 529 & E.PD & lbepx & Load Byte by External Process ID Indexed \\
\hline D & 34 & & & & 41 & B & lbz & Load Byte and Zero \\
\hline D & 35 & & & & 41 & B & Ibzu & Load Byte and Zero with Update \\
\hline X & 31 & 119 & & & 41 & B & Ibzux & Load Byte and Zero with Update Indexed \\
\hline X & 31 & 87 & & & 42 & B & lbzx & Load Byte and Zero Indexed \\
\hline DS & 58 & 0 & & & 46 & 64 & Id & Load Doubleword \\
\hline X & 31 & 84 & & & 371 & 64 & Idarx & Load Doubleword And Reserve Indexed \\
\hline X & 31 & 29 & & & 530 & E.PD & Idepx & Load Doubleword by External Process ID Indexed \\
\hline DS & 58 & 1 & & & 46 & 64 & Idu & Load Doubleword with Update \\
\hline X & 31 & 53 & & & 46 & 64 & Idux & Load Doubleword with Update Indexed \\
\hline X & 31 & 21 & & & 46 & 64 & Idx & Load Doubleword Indexed \\
\hline D & 50 & & & & 113 & FP & Ifd & Load Floating-Point Double \\
\hline X & 31 & 607 & & & 537 & E.PD & Ifdepx & Load Floating-Point Double by External Process ID Indexed \\
\hline D & 51 & & & & 113 & FP & Ifdu & Load Floating-Point Double with Update \\
\hline X & 31 & 631 & & & 113 & FP & Ifdux & Load Floating-Point Double with Update Indexed \\
\hline X & 31 & 599 & & & 113 & FP & Ifdx & Load Floating-Point Double Indexed \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{튼} & \multicolumn{2}{|l|}{Opcode} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\[
\frac{0}{0}
\]}} & \multirow[b]{2}{*}{Page} & \multirow[b]{2}{*}{Cat \({ }^{1}\)} & \multirow[b]{2}{*}{Mnemonic} & \multirow[b]{2}{*}{Instruction} \\
\hline & Pri & Ext & & & & & & \\
\hline D & 48 & & & & 115 & FP & Ifs & Load Floating-Point Single \\
\hline D & 49 & & & & 115 & FP & Ifsu & Load Floating-Point Single with Update \\
\hline X & 31 & 567 & & & 115 & FP & Ifsux & Load Floating-Point Single with Update Indexed \\
\hline X & 31 & 535 & & & 115 & FP & Ifsx & Load Floating-Point Single Indexed \\
\hline D & 42 & & & & 43 & B & Iha & Load Halfword Algebraic \\
\hline D & 43 & & & & 43 & B & Ihau & Load Halfword Algebraic with Update \\
\hline X & 31 & 375 & & & 43 & B & Ihaux & Load Halfword Algebraic with Update Indexed \\
\hline X & 31 & 343 & & & 43 & B & Ihax & Load Halfword Algebraic Indexed \\
\hline X & 31 & 790 & & & 51 & B & Ihbrx & Load Halfword Byte-Reverse Indexed \\
\hline X & 31 & 287 & & & 529 & E.PD & Ihepx & Load Halfword by External Process ID Indexed \\
\hline D & 40 & & & & 42 & B & Ihz & Load Halfword and Zero \\
\hline D & 41 & & & & 42 & B & Ihzu & Load Halfword and Zero with Update \\
\hline X & 31 & 311 & & & 42 & B & Ihzux & Load Halfword and Zero with Update Indexed \\
\hline X & 31 & 279 & & & 42 & B & lhzx & Load Halfword and Zero Indexed \\
\hline D & 46 & & & & 52 & B & Imw & Load Multiple Word \\
\hline DQ & 56 & & & P & 410 & LSQ & 19 & Load Quadword \\
\hline X & 31 & 597 & & & 55 & MA & Iswi & Load String Word Immediate \\
\hline X & 31 & 533 & & & 55 & MA & Iswx & Load String Word Indexed \\
\hline X & 31 & 7 & & & 146 & V & Ivebx & Load Vector Element Byte Indexed \\
\hline X & 31 & 39 & & & 143 & V & Ivehx & Load Vector Element Halfword Indexed \\
\hline X & 31 & 295 & & & 539 & E.PD & Ivepx & Load Vector by External Process ID Indexed \\
\hline X & 31 & 263 & & & 539 & E.PD & Ivepx| & Load Vector by External Process ID Indexed LRU \\
\hline X & 31 & 71 & & & 143 & V & Ivewx & Load Vector Element Word Indexed \\
\hline X & 31 & 6 & & & 148 & V & Ivsi & Load Vector for Shift Left Indexed \\
\hline X & 31 & 38 & & & 148 & V & Ivsr & Load Vector for Shift Right Indexed \\
\hline X & 31 & 103 & & & 144 & V & Ivx & Load Vector Indexed \\
\hline X & 31 & 359 & & & 144 & V & Ivx| & Load Vector Indexed Last \\
\hline DS & 58 & 2 & & & 45 & 64 & Iwa & Load Word Algebraic \\
\hline X & 31 & 20 & & & 370 & B & Iwarx & Load Word And Reserve Indexed \\
\hline X & 31 & 373 & & & 45 & 64 & Iwaux & Load Word Algebraic with Update Indexed \\
\hline X & 31 & 341 & & & 45 & 64 & Iwax & Load Word Algebraic Indexed \\
\hline X & 31 & 534 & & & 51 & B & Iwbrx & Load Word Byte-Reverse Indexed \\
\hline X & 31 & 31 & & & 530 & E.PD & Iwepx & Load Word by External Process ID Indexed \\
\hline D & 32 & & & & 44 & B & Iwz & Load Word and Zero \\
\hline D & 33 & & & & 44 & B & Iwzu & Load Word and Zero with Update \\
\hline X & 31 & 55 & & & 44 & B & Iwzux & Load Word and Zero with Update Indexed \\
\hline X & 31 & 23 & & & 44 & B & Iwzx & Load Word and Zero Indexed \\
\hline XO & 4 & 172 & & & 289 & LMA & macchw[0][.] & Multiply Accumulate Cross Halfword to Word Modulo Signed \\
\hline XO & 4 & 236 & & & 289 & LMA & macchws[0][.] & Multiply Accumulate Cross Halfword to Word Saturate Signed \\
\hline XO & 4 & 204 & & & 290 & LMA & macchwsu[o][.] & Multiply Accumulate Cross Halfword to Word Saturate Unsigned \\
\hline XO & 4 & 140 & & & 290 & LMA & macchwu[0][.] & Multiply Accumulate Cross Halfword to Word Modulo Unsigned \\
\hline XO & 4 & 44 & & & 291 & LMA & machhw[0][.] & Multiply Accumulate High Halfword to Word Modulo Signed \\
\hline XO & 4 & 108 & & & 291 & LMA & machhws[0][.] & Multiply Accumulate High Halfword to Word Saturate Signed \\
\hline XO & 4 & 76 & & & 292 & LMA & machhwsu[0][.] & Multiply Accumulate High Halfword to Word Saturate Unsigned \\
\hline XO & 4 & 12 & & & 292 & LMA & machhwu[0][.] & Multiply Accumulate High Halfword to Word Modulo Unsigned \\
\hline XO & 4 & 428 & & & 293 & LMA & maclhw[o][.] & Multiply Accumulate Low Halfword to Word Modulo Signed \\
\hline XO & 4 & 492 & & & 293 & LMA & maclhws[0][.] & Multiply Accumulate Low Halfword to Word Saturate Signed \\
\hline XO & 4 & 460 & & & 294 & LMA & maclhwsu[o][.] & Multiply Accumulate Low Halfword to Word Saturate Unsigned \\
\hline XO & 4 & 396 & & & 294 & LMA & maclhwu[0][.] & Multiply Accumulate Low Halfword to Word Modulo Unsigned \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{튼} & \multicolumn{2}{|l|}{Opcode} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multirow[b]{2}{*}{Page} & \multirow[b]{2}{*}{Cat \({ }^{1}\)} & \multirow[b]{2}{*}{Mnemonic} & \multirow[b]{2}{*}{Instruction} \\
\hline & Pri & Ext & & & & & & \\
\hline X & 31 & 854 & & & 374 & E & mbar & Memory Barrier \\
\hline XL & 19 & 0 & & & 34 & B & mcrf & Move Condition Register Field \\
\hline X & 63 & 64 & & & 131 & FP & mcrfs & Move to Condition Register from FPSCR \\
\hline X & 31 & 512 & & & 91 & B & mcrxr & Move to Condition Register from XER \\
\hline X & 31 & 275 & & & 91 & E & mfapidi & Move From APID Indirect \\
\hline XFX & 31 & 19 & & & 89 & B & mfcr & Move From Condition Register \\
\hline XFX & 31 & 323 & & S & 527 & E & mfder & Move From Device Control Register \\
\hline X & 31 & 291 & & & 91 & E & mfdcrux & Move From Device Control Register User-mode Indexed \\
\hline X & 31 & 259 & & P & 527 & E & mfdcrx & Move From Device Control Register Indexed \\
\hline X & 63 & 583 & & & 131 & FP[R] & mffs[.] & Move From FPSCR \\
\hline X & 31 & 83 & & P & \[
\begin{gathered}
417, \\
527
\end{gathered}
\] & B & mfmsr & Move From Machine State Register \\
\hline XFX & 31 & 19 & & & 90 & B.in & mfocrf & Move From One Condition Register Field \\
\hline XFX & 31 & 334 & & & 658 & E.PM & mfpmr & Move From Performance Monitor Register \\
\hline XFX & 31 & 339 & & 0 & \[
\begin{gathered}
88,3 \\
78
\end{gathered}
\] & B & mfspr & Move From Special Purpose Register \\
\hline X & 31 & 595 & 32 & P & 449 & S & mfsr & Move From Segment Register \\
\hline X & 31 & 659 & 32 & P & 449 & S & mfsrin & Move From Segment Register Indirect \\
\hline XFX & 31 & 371 & & & 378 & S & mftb & Move From Time Base \\
\hline VX & 4 & 1540 & & & 199 & V & mfvscr & Move From Vector Status and Control Register \\
\hline X & 31 & 238 & & & 623 & E.PC & msgclr & Message Clear \\
\hline X & 31 & 206 & & & 623 & E.PC & msgsnd & Message Send \\
\hline XFX & 31 & 144 & & & 89 & B & mtcrf & Move To Condition Register Fields \\
\hline XFX & 31 & 451 & & P & 526 & E & mtdcr & Move To Device Control Register \\
\hline X & 31 & 419 & & & 91 & E & mtdcrux & Move To Device Control Register User-mode Indexed \\
\hline X & 31 & 387 & & P & 526 & E & mtdcrx & Move To Device Control Register Indexed \\
\hline X & 63 & 70 & & & 132 & FP[R] & mtfsb0[.] & Move To FPSCR Bit 0 \\
\hline X & 63 & 38 & & & 132 & FP[R] & mtfsb1[.] & Move To FPSCR Bit 1 \\
\hline XFL & 63 & 711 & & & 131 & FP[R] & mtfsf[]] & Move To FPSCR Fields \\
\hline X & 63 & 134 & & & 131 & FP[R] & mtfsfi[.] & Move To FPSCR Field Immediate \\
\hline X & 31 & 146 & & P & 527 & E & mtmsr & Move To Machine State Register \\
\hline X & 31 & 146 & & P & 415 & S & mtmsr & Move To Machine State Register \\
\hline X & 31 & 178 & & P & 416 & S & mtmsrd & Move To Machine State Register Doubleword \\
\hline XFX & 31 & 144 & & & 90 & B.in & mtocrf & Move To One Condition Register Field \\
\hline XFX & 31 & 462 & & & 658 & E.PM & mtpmr & Move To Performance Monitor Register \\
\hline XFX & 31 & 467 & & O & 87 & B & mtspr & Move To Special Purpose Register \\
\hline X & 31 & 210 & 32 & P & 448 & S & mtsr & Move To Segment Register \\
\hline X & 31 & 242 & 32 & P & 448 & S & mtsrin & Move To Segment Register Indirect \\
\hline VX & 4 & 1604 & & & 199 & V & mtvscr & Move To Vector Status and Control Register \\
\hline X & 4 & 168 & & & 294 & LMA & mulchw[.] & Multiply Cross Halfword to Word Signed \\
\hline X & 4 & 136 & & & 294 & LMA & mulchwu[.] & Multiply Cross Halfword to Word Unsigned \\
\hline XO & 31 & 73 & SR & & 65 & 64 & mulhd[.] & Multiply High Doubleword \\
\hline XO & 31 & 9 & SR & & 65 & 64 & mulhdu[.] & Multiply High Doubleword Unsigned \\
\hline X & 4 & 40 & & & 295 & LMA & mulhhw[.] & Multiply High Halfword to Word Signed \\
\hline X & 4 & 8 & & & 295 & LMA & mulhhwu[.] & Multiply High Halfword to Word Unsigned \\
\hline XO & 31 & 75 & SR & & 63 & B & mulhw[.] & Multiply High Word \\
\hline XO & 31 & 11 & SR & & 63 & B & mulhwu[.] & Multiply High Word Unsigned \\
\hline XO & 31 & 233 & SR & & 65 & 64 & mulld[0][.] & Multiply Low Doubleword \\
\hline X & 4 & 424 & & & 295 & LMA & mullhw[.] & Multiply Low Halfword to Word Signed \\
\hline X & 4 & 392 & & & 295 & LMA & mullhwu[.] & Multiply Low Halfword to Word Unsigned \\
\hline D & 7 & & & & 63 & B & mulli & Multiply Low Immediate \\
\hline XO & 31 & 235 & SR & & 63 & B & mullw[0][.] & Multiply Low Word \\
\hline X & 31 & 476 & SR & & 73 & B & nand[.] & NAND \\
\hline XO & 31 & 104 & SR & & 62 & B & neg[0][.] & Negate \\
\hline XO & 4 & 174 & & & 296 & LMA & nmacchw[0][.] & Negative Multiply Accumulate Cross Halfword to Word Modulo Signed \\
\hline XO & 4 & 238 & & & 296 & LMA & nmacchws[0][.] & Negative Multiply Accumulate Cross Halfword to Word Saturate Signed \\
\hline XO & 4 & 46 & & & 297 & LMA & nmachhw[0][.] & Negative Multiply Accumulate High Halfword to Word Modulo Signed \\
\hline
\end{tabular}


\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Kin} & \multicolumn{2}{|l|}{Opcode} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multirow[b]{2}{*}{Page} & \multirow[b]{2}{*}{Cat \({ }^{1}\)} & \multirow[b]{2}{*}{Mnemonic} & \multirow[b]{2}{*}{Instruction} \\
\hline & Pri & Ext & & & & & & \\
\hline VX & 4 & 128 & & & 161 & V & vadduwm & Vector Add Unsigned Word Modulo \\
\hline VX & 4 & 640 & & & 162 & V & vadduws & Vector Add Unsigned Word Saturate \\
\hline VX & 4 & 1028 & & & 184 & V & vand & Vector Logical AND \\
\hline VX & 4 & 1092 & & & 184 & V & vandc & Vector Logical AND with Complement \\
\hline VX & 4 & 1282 & & & 175 & V & vavgsb & Vector Average Signed Byte \\
\hline VX & 4 & 1346 & & & 175 & V & vavgsh & Vector Average Signed Halfword \\
\hline VX & 4 & 1410 & & & 175 & V & vavgsw & Vector Average Signed Word \\
\hline VX & 4 & 1026 & & & 176 & V & vavgub & Vector Average Unsigned Byte \\
\hline VX & 4 & 1090 & & & 176 & V & vavguh & Vector Average Unsigned Halfword \\
\hline VX & 4 & 1154 & & & 176 & V & vavguw & Vector Average Unsigned Word \\
\hline VX & 4 & 842 & & & 193 & V & vcfsx & Vector Convert From Signed Fixed-Point Word \\
\hline VX & 4 & 778 & & & 193 & V & vcfux & Vector Convert From Unsigned Fixed-Point Word \\
\hline VC & 4 & 966 & & & 195 & V & vcmpbfp[.] & Vector Compare Bounds Single-Precision \\
\hline VC & 4 & 198 & & & 195 & V & vcmpeafp[.] & Vector Compare Equal To Single-Precision \\
\hline VC & 4 & 6 & & & 181 & V & vcmpequb[.] & Vector Compare Equal To Unsigned Byte \\
\hline VC & 4 & 70 & & & 181 & V & vcmpequh[.] & Vector Compare Equal To Unsigned Halfword \\
\hline VC & 4 & 134 & & & 182 & V & vcmpequw[.] & Vector Compare Equal To Unsigned Word \\
\hline VC & 4 & 454 & & & 196 & V & vcmpgefp[.] & Vector Compare Greater Than or Equal To Single-Precision \\
\hline VC & 4 & 710 & & & 196 & V & vcmpgtfp[.] & Vector Compare Greater Than Single-Precision \\
\hline VC & 4 & 774 & & & 182 & V & vcmpgtsb[.] & Vector Compare Greater Than Signed Byte \\
\hline VC & 4 & 838 & & & 182 & V & vcmpgtsh[.] & Vector Compare Greater Than Signed Halfword \\
\hline VC & 4 & 902 & & & 182 & V & vcmpgtsw[.] & Vector Compare Greater Than Signed Word \\
\hline VC & 4 & 518 & & & 183 & V & vcmpgtub[.] & Vector Compare Greater Than Unsigned Byte \\
\hline VC & 4 & 582 & & & 183 & V & vcmpgtuh[.] & Vector Compare Greater Than Unsigned Halfword \\
\hline VC & 4 & 646 & & & 183 & V & vcmpgtuw[.] & Vector Compare Greater Than Unsigned Word \\
\hline VX & 4 & 970 & & & 192 & V & vctsxs & Vector Convert To Signed Fixed-Point Word Saturate \\
\hline VX & 4 & 906 & & & 192 & V & vctuxs & Vector Convert To Unsigned Fixed-Point Word Saturate \\
\hline VX & 4 & 394 & & & 197 & V & vexptefp & Vector 2 Raised to the Exponent Estimate FloatingPoint \\
\hline VX & 4 & 458 & & & 197 & V & vlogefp & Vector Log Base 2 Estimate Floating-Point \\
\hline VA & 4 & 46 & & & 190 & V & vmaddfp & Vector Multiply-Add Single-Precision \\
\hline VX & 4 & 1034 & & & 191 & V & vmaxfp & Vector Maximum Single-Precision \\
\hline VX & 4 & 258 & & & 177 & V & vmaxsb & Vector Maximum Signed Byte \\
\hline VX & 4 & 322 & & & 177 & V & vmaxsh & Vector Maximum Signed Halfword \\
\hline VX & 4 & 386 & & & 177 & V & vmaxsw & Vector Maximum Signed Word \\
\hline VX & 4 & 2 & & & 178 & V & vmaxub & Vector Maximum Unsigned Byte \\
\hline VX & 4 & 66 & & & 178 & V & vmaxuh & Vector Maximum Unsigned Halfword \\
\hline VX & 4 & 130 & & & 178 & V & vmaxuw & Vector Maximum Unsigned Word \\
\hline VA & 4 & 32 & & & 168 & V & vmhaddshs & Vector Multiply-High-Add Signed Halfword Saturate \\
\hline VA & 4 & 33 & & & 168 & V & vmhraddshs & Vector Multiply-High-Round-Add Signed Halfword Saturate \\
\hline VX & 4 & 1098 & & & 191 & V & vminfp & Vector Minimum Single-Precision \\
\hline VX & 4 & 770 & & & 179 & V & vminsb & Vector Minimum Signed Byte \\
\hline VX & 4 & 834 & & & 179 & V & vminsh & Vector Minimum Signed Halfword \\
\hline VX & 4 & 898 & & & 179 & V & vminsw & Vector Minimum Signed Word \\
\hline VX & 4 & 514 & & & 180 & V & vminub & Vector Minimum Unsigned Byte \\
\hline VX & 4 & 578 & & & 180 & V & vminuh & Vector Minimum Unsigned Halfword \\
\hline VX & 4 & 642 & & & 180 & V & vminuw & Vector Minimum Unsigned Word \\
\hline VA & 4 & 34 & & & 169 & V & vmladduhm & Vector Multiply-Low-Add Unsigned Halfword Modulo \\
\hline VX & 4 & 12 & & & 154 & V & vmrghb & Vector Merge High Byte \\
\hline VX & 4 & 76 & & & 154 & V & vmrghh & Vector Merge High Halfword \\
\hline VX & 4 & 140 & & & 154 & V & vmrghw & Vector Merge High Word \\
\hline VX & 4 & 268 & & & 155 & V & vmrglb & Vector Merge Low Byte \\
\hline VX & 4 & 332 & & & 155 & V & vmrglh & Vector Merge Low Halfword \\
\hline VX & 4 & 396 & & & 155 & V & vmrglw & Vector Merge Low Word \\
\hline VA & 4 & 37 & & & 170 & V & vmsummbm & Vector Multiply-Sum Mixed Byte Modulo \\
\hline VA & 4 & 40 & & & 170 & V & vmsumshm & Vector Multiply-Sum Signed Halfword Modulo \\
\hline VA & 4 & 41 & & & 171 & V & vmsumshs & Vector Multiply-Sum Signed Halfword Saturate \\
\hline VA & 4 & 36 & & & 169 & V & vmsumubm & Vector Multiply-Sum Unsigned Byte Modulo \\
\hline VA & 4 & 38 & & & 171 & V & vmsumuhm & Vector Multiply-Sum Unsigned Halfword Modulo \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{} & \multicolumn{2}{|l|}{Opcode} & \multirow[t]{2}{*}{} & \multirow[b]{2}{*}{Page} & \multirow[b]{2}{*}{Cat \({ }^{1}\)} & \multirow[b]{2}{*}{Mnemonic} & \multirow[b]{2}{*}{Instruction} \\
\hline & Pri & Ext & & & & & \\
\hline VA & 4 & 39 & & 172 & V & vmsumuhs & Vector Multiply-Sum Unsigned Halfword Saturate \\
\hline VX & 4 & 776 & & 166 & V & vmulesb & Vector Multiply Even Signed Byte \\
\hline VX & 4 & 840 & & 166 & V & vmulesh & Vector Multiply Even Signed Halfword \\
\hline VX & 4 & 520 & & 166 & V & vmuleub & Vector Multiply Even Unsigned Byte \\
\hline VX & 4 & 584 & & 166 & V & vmuleuh & Vector Multiply Even Unsigned Halfword \\
\hline VX & 4 & 264 & & 167 & V & vmulosb & Vector Multiply Odd Signed Byte \\
\hline VX & 4 & 328 & & 167 & V & vmulosh & Vector Multiply Odd Signed Halfword \\
\hline VX & 4 & 8 & & 167 & V & vmuloub & Vector Multiply Odd Unsigned Byte \\
\hline VX & 4 & 72 & & 167 & V & vmulouh & Vector Multiply Odd Unsigned Halfword \\
\hline VA & 4 & 47 & & 190 & V & vnmsubfp & Vector Negative Multiply-Subtract Single-Precision \\
\hline VX & 4 & 1284 & & 184 & V & vnor & Vector Logical NOR \\
\hline VX & 4 & 1156 & & 184 & V & vor & Vector Logical OR \\
\hline VA & 4 & 43 & & 157 & V & vperm & Vector Permute \\
\hline VX & 4 & 782 & & 149 & V & vpkpx & Vector Pack Pixel \\
\hline VX & 4 & 398 & & 150 & V & vpkshss & Vector Pack Signed Halfword Signed Saturate \\
\hline VX & 4 & 270 & & 150 & V & vpkshus & Vector Pack Signed Halfword Unsigned Saturate \\
\hline VX & 4 & 462 & & 150 & V & vpkswss & Vector Pack Signed Word Signed Saturate \\
\hline VX & 4 & 334 & & 150 & V & vpkswus & Vector Pack Signed Word Unsigned Saturate \\
\hline VX & 4 & 14 & & 151 & V & vpkuhum & Vector Pack Unsigned Halfword Unsigned Modulo \\
\hline VX & 4 & 142 & & 151 & V & vpkuhus & Vector Pack Unsigned Halfword Unsigned Saturate \\
\hline VX & 4 & 78 & & 151 & V & vpkuwum & Vector Pack Unsigned Word Unsigned Modulo \\
\hline VX & 4 & 206 & & 151 & V & vpkuwus & Vector Pack Unsigned Word Unsigned Saturate \\
\hline VX & 4 & 266 & & 198 & V & vrefp & Vector Reciprocal Estimate Single-Precision \\
\hline VX & 4 & 714 & & 194 & V & vrfim & Vector Round to Single-Precision Integer toward -Infinity \\
\hline VX & 4 & 522 & & 194 & V & vrfin & Vector Round to Single-Precision Integer Nearest \\
\hline VX & 4 & 650 & & 194 & V & vrfip & Vector Round to Single-Precision Integer toward +Infinity \\
\hline VX & 4 & 586 & & 194 & V & vrfiz & Vector Round to Single-Precision Integer toward Zero \\
\hline VX & 4 & 4 & & 185 & V & vrlb & Vector Rotate Left Byte \\
\hline VX & 4 & 68 & & 185 & V & vrlh & Vector Rotate Left Halfword \\
\hline VX & 4 & 132 & & 185 & V & vrlw & Vector Rotate Left Word \\
\hline VX & 4 & 330 & & 198 & V & vrsqrtefp & Vector Reciprocal Square Root Estimate Single-Precision \\
\hline VA & 4 & 42 & & 157 & V & vsel & Vector Select \\
\hline VX & 4 & 452 & & 158 & V & vsl & Vector Shift Left \\
\hline VX & 4 & 260 & & 186 & V & vslb & Vector Shift Left Byte \\
\hline VA & 4 & 44 & & 158 & V & vsldoi & Vector Shift Left Double by Octet Immediate \\
\hline VX & 4 & 324 & & 186 & V & vslh & Vector Shift Left Halfword \\
\hline VX & 4 & 1036 & & 158 & V & vslo & Vector Shift Left by Octet \\
\hline VX & 4 & 388 & & 186 & V & vslw & Vector Shift Left Word \\
\hline VX & 4 & 524 & & 156 & V & vspltb & Vector Splat Byte \\
\hline VX & 4 & 588 & & 156 & V & vsplth & Vector Splat Halfword \\
\hline VX & 4 & 780 & & 156 & V & vspltisb & Vector Splat Immediate Signed Byte \\
\hline VX & 4 & 844 & & 156 & V & vspltish & Vector Splat Immediate Signed Halfword \\
\hline VX & 4 & 908 & & 156 & V & vspltisw & Vector Splat Immediate Signed Word \\
\hline VX & 4 & 652 & & 156 & V & vspltw & Vector Splat Word \\
\hline VX & 4 & 708 & & 159 & V & vsr & Vector Shift Right \\
\hline VX & 4 & 772 & & 188 & V & vsrab & Vector Shift Right Algebraic Byte \\
\hline VX & 4 & 836 & & 188 & V & vsrah & Vector Shift Right Algebraic Halfword \\
\hline VX & 4 & 900 & & 188 & V & vsraw & Vector Shift Right Algebraic Word \\
\hline VX & 4 & 516 & & 187 & V & vsrb & Vector Shift Right Byte \\
\hline VX & 4 & 580 & & 187 & V & vsrh & Vector Shift Right Halfword \\
\hline VX & 4 & 1100 & & 159 & V & vsro & Vector Shift Right by Octet \\
\hline VX & 4 & 644 & & 187 & V & vsrw & Vector Shift Right Word \\
\hline VX & 4 & 1408 & & 163 & V & vsubcuw & Vector Subtract and Write Carry-Out Unsigned Word \\
\hline VX & 4 & 74 & & 189 & V & vsubfp & Vector Subtract Single-Precision \\
\hline VX & 4 & 1792 & & 163 & V & vsubsbs & Vector Subtract Signed Byte Saturate \\
\hline VX & 4 & 1856 & & 163 & V & vsubshs & Vector Subtract Signed Halfword Saturate \\
\hline VX & 4 & 1920 & & 163 & V & vsubsws & Vector Subtract Signed Word Saturate \\
\hline VX & 4 & 1024 & & 164 & V & vsububm & Vector Subtract Unsigned Byte Modulo \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{든} & \multicolumn{2}{|l|}{Opcode} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multirow[b]{2}{*}{Page} & \multirow[b]{2}{*}{Cat \({ }^{1}\)} & \multirow[b]{2}{*}{Mnemonic} & \multirow[b]{2}{*}{Instruction} \\
\hline & Pri & Ext & & & & & & \\
\hline VX & 4 & 1536 & & & 165 & V & vsububs & Vector Subtract Unsigned Byte Saturate \\
\hline VX & 4 & 1088 & & & 164 & V & vsubuhm & Vector Subtract Unsigned Halfword Modulo \\
\hline VX & 4 & 1600 & & & 164 & V & vsubuhs & Vector Subtract Unsigned Halfword Saturate \\
\hline VX & 4 & 1152 & & & 164 & V & vsubuwm & Vector Subtract Unsigned Word Modulo \\
\hline VX & 4 & 1664 & & & 165 & V & vsubuws & Vector Subtract Unsigned Word Saturate \\
\hline VX & 4 & 1672 & & & 173 & V & vsum2sws & Vector Sum across Half Signed Word Saturate \\
\hline VX & 4 & 1800 & & & 174 & V & vsum4sbs & Vector Sum across Quarter Signed Byte Saturate \\
\hline VX & 4 & 1608 & & & 174 & V & vsum4shs & Vector Sum across Quarter Signed Halfword Saturate \\
\hline VX & 4 & 1544 & & & 174 & V & vsum4ubs & Vector Sum across Quarter Unsigned Byte Saturate \\
\hline VX & 4 & 1928 & & & 173 & V & vsumsws & Vector Sum across Signed Word Saturate \\
\hline VX & 4 & 846 & & & 152 & V & vupkhpx & Vector Unpack High Pixel \\
\hline VX & 4 & 526 & & & 152 & V & vupkhsb & Vector Unpack High Signed Byte \\
\hline VX & 4 & 590 & & & 152 & V & vupkhsh & Vector Unpack High Signed Halfword \\
\hline VX & 4 & 974 & & & 153 & V & vupklpx & Vector Unpack Low Pixel \\
\hline VX & 4 & 654 & & & 153 & V & vupklsb & Vector Unpack Low Signed Byte \\
\hline VX & 4 & 718 & & & 153 & V & vupklsh & Vector Unpack Low Signed Halfword \\
\hline VX & 4 & 1220 & & & 184 & V & vxor & Vector Logical XOR \\
\hline X & 31 & 62 & & & 375 & WT & wait & Wait \\
\hline X & 31 & 131 & & S & 528 & E & wrtee & Write MSR External Enable \\
\hline X & 31 & 163 & & S & 528 & E & wrteei & Write MSR External Enable Immediate \\
\hline X & 31 & 316 & SR & & 73 & B & xor[.] & XOR \\
\hline D & 26 & & & & 72 & B & xori & XOR Immediate \\
\hline D & 27 & & & & 72 & B & xoris & XOR Immediate Shifted \\
\hline
\end{tabular}

1 See the key to the mode dependency and privilege columns on page 839 and the key to the category column in Section 1.3.5 of Book I.

\section*{Mode Dependency and Privilege Abbreviations}

Except as described below and in Section 1.10.3, "Effective Address Calculation", in Book I, all instructions are independent of whether the processor is in 32-bit or 64-bit mode.

Key to Mode Dependency Column

\section*{Mode Dep. Description}

CT If the instruction tests the Count Register, it tests the low-order 32 bits in 32-bit mode and all 64 bits in 64-bit mode.
SR The setting of status registers (such as XER and CRO) is mode-dependent.
32 The instruction can be executed only in 32-bit mode.
64 The instruction can be executed only in 64-bit mode.

\section*{Key to Privilege Column}

Priv. Description
P Denotes a privileged instruction.
O Denotes an instruction that is treated as privileged or nonprivileged (or hypervisor, for \(\boldsymbol{m t s p r})\), depending on the SPR number.
H Denotes an instruction that can be executed only in hypervisor state.

\section*{Index}

A
a bit 28
A-form 15
AA field 16
address 20
effective 23
effective address 419,541
real 420, 542
address compare 420, 467, 473
address translation 435,546
EA to VA 422
esid to vsid 422
overview 427
PTE
page table entry 431,435
Reference bit 435
RPN
real page number 430
VA to RA 430
VPN
virtual page number 430
32-bit mode 422
address wrap 420,542
addresses
accessed by processor 426
implicit accesses 426
interrupt vectors 426
with defined uses 426
addressing mode
D-mode 669
aliasing 347
alignment
effect on performance 355, 485, 605
Alignment interrupt 470, 505, 579
assembler language
extended mnemonics 317, 493, 635
mnemonics 317, 493, 635
symbols \(317,493,635\)
atomic operation 349
atomicity 343
single-copy 343
Auxiliary Processor Unavailable interrupt 581

\section*{B}

B-form 13
BA field 16
BA instruction field 665, 666

BB field 16
BC field 16
BD field 16
BD instruction field 666
BE
See Machine State Register
BF field 16
BF instruction field 666
BFA field 16
BFA instruction field 666
BH field 16
BI field 16
block 342
BO field 16, 28
boundedly undefined 4
Branch Trace 473
Bridge 447
Segment Registers 447
SR 447
brinc 208
BT field 16
bytes 4

\section*{C}

C 96
CA 38
cache management instructions 358
cache model 343
cache parameters 357
Caching Inhibited 344
Change bit 435
CIA 7
consistency 347
context
definition 393, 509
synchronization 395,511
Control Register 408
Count Register 412, 523, 676, 759
CR 26
Critical Input interrupt 576
Critical Save/Restore Register 1565
CSRR1 565
CTR 27,676
CTRL
See Control Register
Current Instruction Address 404, 515

\section*{D}

D field 16
D instruction field 666
D-form 14
D-mode addressing mode 669
DABR interrupt 485
\(\operatorname{DABR}(X)\)
See Data Breakpoint Register (Extension)
DAR
See Data Address Register
data access 420,542
Data Address Breakpoint Register (Extension) 400, 412, 485, 490, 761
data address compare 467, 473
Data Address Register 412, 460, 468, 469, 470, 474, 475, 759
data cache instructions 360
Data Exception Address Register 566
data exception address register 566
Data Segment interrupt 468, 475
data storage 341
Data Storage interrupt 467, 473, 577
Data Storage Interrupt Status Register 412, 460, 468, 470, 471, 474, 505, 759
Alignment interrupt 505
Data TLB Error interrupt 583
dcba instruction 360, 554
dcbf instruction 367
dcbst instruction 351, 366, 467, 473
dcbt instruction 360,533, 557
dcbtls 558
dcbtst instruction 365, 535, 557
dcbz instruction 366, 442, 467, 470, 473, 505, 536, 554
DEAR 566
Debug Interrupt 584
DEC
See Decrementer
Decrementer 412, 482, 523, 599, 759
Decrementer Interrupt 582
Decrementer interrupt 415, 416, 472
defined instructions 18
denormalization 100
denormalized number 98
double-precision 100
doublewords 4
DQ-form 14
DR
See Machine State Register
DS field 16
DS-form 14
DSISR
See Data Storage Interrupt Status Register

\section*{E}

E (Enable bit) 487
EA 23
eciwx instruction 381, 382, 467, 470, 471, 473, 487
ecowx instruction 381, 382, 467, 470, 471, 473, 487

\section*{EE}

See Machine State Register
effective address 23, 419, 427, 541
size 422
translation 427
eieio instruction 347, 374, 454
emulation assist 394, 510
Endianness 346
EQ 26, 27
ESR 567
evabs 208
evaddiw 208
evaddsmiaaw 208
evaddssiaaw 209
evlwhex 217
exception 564
alignment exception 579
critical input exception 576
data storage exception 577
external input exception 578
illegal instruction exception 580
instruction storage exception 578
instruction TLB miss exception 583
machine check exception 576
privileged instruction exception 580
program exception 580
system call exception 581
trap exception 580
exception priorities 591
system call instruction 593
trap instructions 592
Exception Syndrome Register 567
exception syndrome register 567
exception vector prefix register 566
Exceptions 563
exceptions
address compare 420, 467, 473
definition 393, 509
page fault 420, 434, 467, 473, 541
protection 420,541
segment fault 420
storage 420, 541
execution synchronization 395,511
extended mnemonics 383
External Access Register 412, 467, 473, 487, 490, 523, 759
External Control 381
External Control instructions
eciwx 382
ecowx 382
External Input interrupt 578
External interrupt 415, 416, 470

\section*{F}

FE 27, 96
FEX 95
FEO
See Machine State Register

\section*{842}

FE1
See Machine State Register
FG 27, 96
FI 96
Fixed-Interval Timer interrupt 582
Fixed-Point Exception Register 412, 523, 759
FL 26, 96
FLM field 17
floating-point
denormalization 100
double-precision 100
exceptions 94, 102
inexact 107
invalid operation 104
overflow 105
underflow 106
zero divide 105
execution models 107
normalization 100
number
denormalized 98
infinity 99
normalized 98
not a number 99
zero 98
rounding 101
sign 99
single-precision 100
Floating-Point Unavailable interrupt 472, 476, 581
forward progress 351
FP
See Machine State Register
FPCC 96
FPR 94
FPRF 96
FPSCR 95
C 96
FE 96
FEX 95
FG 96
FI 96
FL 96
FPCC 96
FPRF 96
FR 96
FU 96
FX 95
NI 97
OE 97
OX 95
RN 97
UE 97
UX 95
VE 97
VX 95
VXCVI 97
VXIDI 96
VXIMZ 96
VXISI 96
VXSNAN 96

VXSOFT 96
VXSQRT 96
VXVC 96
VXZDZ 96
XE 97
XX 95
ZE 97
ZX 95
FR 96
FRA field 17
FRB field 17
FRC field 17
FRS field 17
FRT field 17
FU 27, 96
FX 95
FXM field 17
FXM instruction field 666

\section*{G}

GPR 38
GT 26, 27
Guarded 345

\section*{H}
halfwords 4
hardware
definition 394, 510
hardware description language 7
hashed page table 431
size 432
HDEC
See Hypervisor Decrementer
HDICE
See Logical Partitioning Control Register
hrfid instruction 401, 479
HRMOR
See Hypervisor Real Mode Offset Register
HSPRGn
See software-use SPRs
HTAB
See hashed page table
HTABORG 433
HTABSIZE 433
HV
See Machine State Register
hypervisor 397
page table 431
Hypervisor Decrementer 412, 483, 490, 759
Hypervisor Decrementer interrupt 473
Hypervisor Machine Status Save Restore Register
See HSRR0, HSRR1
Hypervisor Machine Status Save Restore Register 0460
Hypervisor Real Mode Offset Register 39, 399, 408, 490
\begin{tabular}{|c|c|}
\hline | & RS 18 \\
\hline & RT 18 \\
\hline I-form 13 & SH 18 \\
\hline icbi instruction 351, 359, 467, 473 & SI 18 \\
\hline icbt instruction 359 & SPR 17, 18 \\
\hline ILE & SR 18 \\
\hline See Logical Partitioning Control Register & TBR 18 \\
\hline illegal instructions 18 & TH 18 \\
\hline implicit branch 420, 542 & TO 18 \\
\hline imprecise interrupt 462,571 & U 18 \\
\hline in-order operations 420,542 & UI 18 \\
\hline inexact 107 & XO 18 \\
\hline infinity 99 & formats 13-?? \\
\hline instruction 467,473 & A-form 15 \\
\hline field & B-form 13 \\
\hline BA 665, 666 & D-form 14 \\
\hline BD 666 & DQ-form 14 \\
\hline BF 666 & DS-form 14 \\
\hline BFA 666 & I-form 13 \\
\hline D 666 & M-form 15 \\
\hline FXM 666 & MD-form 15 \\
\hline L 666 & MDS-form 15 \\
\hline LK 666 & SC-form 14 \\
\hline Rc 666 & VA-form 15 \\
\hline SH 666 & VX-form 16 \\
\hline SI 666 & X-form 14 \\
\hline UI 667 & XFL-form 15 \\
\hline WS 667 & XFX-form 15 \\
\hline fields 16-18 & XL-form 15 \\
\hline AA 16 & XO-form 15 \\
\hline BA 16 & XS-form 15 \\
\hline BB 16 & interrupt control 680 \\
\hline BC 16 & mtmsr 527 \\
\hline BD 16 & partially executed 588 \\
\hline BF 16 & rfci 681 \\
\hline BFA 16 & sc 680 \\
\hline BH 16 & instruction cache instructions 359 \\
\hline BI 16 & instruction fetch 420,542 \\
\hline BO 16 & effective address 420,542 \\
\hline BT 16 & implicit branch 420, 542 \\
\hline D 16 & Instruction Fields 665 \\
\hline DS 16 & instruction restart 356 \\
\hline FLM 17 & Instruction Segment interrupt 469, 475 \\
\hline FRA 17 & instruction storage 341 \\
\hline FRB 17 & Instruction Storage interrupt 469,578 \\
\hline FRC 17 & Instruction TLB Error Interrupt 583 \\
\hline FRS 17 & instruction-caused interrupt 462 \\
\hline FRT 17 & Instructions \\
\hline FXM 17 & brinc 208 \\
\hline L 17 & dcbtls 558 \\
\hline LEV 17 & evabs 208 \\
\hline LI 17 & evaddiw 208 \\
\hline LK 17 & evaddsmiaaw 208 \\
\hline MB 17 & evaddssiaaw 209 \\
\hline ME 17 & evlwhex 217 \\
\hline NB 17 & instructions \\
\hline OE 17 & classes 18 \\
\hline RA 17 & dcba 360, 554 \\
\hline RB 17 & dcbf 367 \\
\hline Rc 17 & dcbst 351, 366, 467, 473 \\
\hline
\end{tabular}
dcbt 360, 533, 557
dcbtst 365,535, 557
dcbz 366, 442, 470, 505, 536, 554
defined 18
forms 19
eciwx 381, 382, 467, 470, 471, 473, 487
ecowx 381, 382, 467, 470, 471, 473, 487
eieio \(347,374,454\)
hrfid 401, 479
icbi 351, 359, 467, 473
icbt 359
illegal 18
invalid forms 19
isync 351, 369, 463
Idarx 349, 371, 463, 467, 470, 471, 473
Imw 470
lookaside buffer 442
lq 410,470
Iwa 471
Iwarx 349, 370, 463, 467, 470, 471, 473, 505
Iwaux 471
Iwsync 372
lwz 505
mbar 374
mfmsr 401, 417, 527
mfspr 414, 526
mfsr 449
mfsrin 449
mftb 378
mtmsr 401, 415, 479
mtmsrd 401, 416, 479
address wrap 420,542
mtspr 413, 524
mtsr 448
mtsrin 448
optional
See optional instructions
preferred forms 19
ptesync 372, 395, 454
reserved 19
rfci 516
rfid 351, 401, 405, 465, 479
rfmci 517
sc \(404,473,515\)
slbia 444
slbie 443
slbmfee 446
slbmfev 446
slbmte 445
stdcx. 349, 371, 463, 467, 470, 471, 473
stmw 470
storage control 357, 442, 554
stq 410, 470
stw 505
stwcx. 349, 370, 463, 467, 470, 471, 473
stwx 505
sync \(351,372,395,435,463\)
tlbia 434, 453
tlbie 434, 450, 453, 455, 561
tlbiel 452
tlbsync 453, 454, 561
wrtee 528
wrteei 528
interrupt 564
Alignment 470, 505
alignment interrupt 579
DABR 485
Data Segment 468, 475
Data Storage 467, 473
data storage interrupt 577
Decrementer 415, 416, 472
definition 393, 510
External 415, 416, 470
external input interrupt 578
Floating-Point Unavailable 472, 476
Hypervisor Decrementer 473
imprecise 462, 571
instruction
partially executed 588
Instruction Segment 469, 475
Instruction Storage 469, 578
instruction storage interrupt 578
instruction TLB miss interrupt 583
instruction-caused 462
Machine Check 467
machine check interrupt 576
masking 589
guidelines for system software 591
new MSR 466
ordering 589, 591
guidelines for system software 591
overview 459
Performance Monitor 476
precise 462, 571
priorities 479
processing 463
Program 471
program interrupt 580
illegal instruction exception 580
privileged instruction exception 580
trap exception 580
recoverable 465
synchronization 462
System Call 473
system call interrupt 581
System Reset 466
system-caused 462
Trace 473
type
Alignment 579
Auxiliary Processor Unavailable 581
Critical Input 576
Data Storage 577
Data TLB Error 583
Debug 584
Decrementer 582
External Input 578
Fixed-Interval Timer 582
Floating-Point Unavailable 581
Instruction TLB Error 583

Machine Check 576
Program interrupt 580
System Call 581
Watchdog Timer 582
vector 463, 466
interrupt and exception handling registers
DEAR 566
ESR 567
ivpr 566
interrupt classes
asynchronous 570
critical,non-critical 571
machine check 571
synchronous 570
interrupt control instructions 680
mtmsr 527
rfci 681
sc 680
interrupt processing 572
interrupt vector 572
interrupt vector 572
Interrupt Vector Offset Register 36 524, 760
Interrupt Vector Offset Register 37 524, 760
Interrupt Vector Offset Registers 568
Interrupt Vector Prefix Register 566
Interrupts 563
invalid instruction forms 19
invalid operation 104
IR
See Machine State Register
isync instruction 351, 369, 463
IVORs 568
IVPR 566
ivpr 566

\section*{K}

K bits 437
key, storage 437

\section*{L}
dcbf 467, 473
instructions
dcbf 467, 473
L field 17
L instruction field 666
language used for instruction operation description 7
Idarx instruction \(349,371,463,467,470,471,473\)
LE
See Machine State Register
LEV field 17
LI field 17
Link Register 412, 523, 676, 759
LK field 17
LK instruction field 666
Imw instruction 470
Logical Partition Identification Register 399
Logical Partitioning 397

Logical Partitioning Control Register 397, 412, 443, 490, 760
HDICE Hypervisor Decrementer Interrupt Condition-
ally Enable 399, 400, 415, 416, 473, 491
ILE Interrupt Little-Endian 398, 466
LPES Logical Partitioning Environment Selector 398, 400, 404, 423, 424, 437, 439, 466, 492
RMI Real Mode Caching Inhibited Bit 398, 400, 424, 492
RMLS Real Mode Offset Selector 398, 492
VC 492
VRMASD 492
lookaside buffer 442
LPAR (see Logical Partitioning) 397
LPCR
See Logical Partitioning Control Register
LPES
See Logical Partitioning Control Register
LPIDR
See Logical Partition Identification Register
Iq instruction 410, 470
LR 27, 676
LT 26
Iwa instruction 471
Iwarx instruction 349, 370, 463, 467, 470, 471, 473, 505
Iwaux instruction 471
Iwsync instruction 372
Iwz instruction 505

\section*{M}

M-form 15
Machine 513
Machine Check 571
Machine Check interrupt 467, 576
Machine State Register 401, 404, 415, 416, 417, 463, 465, 466, 513, 527
BE Branch Trace Enable 402
DR Data Relocate 402
EE External Interrupt Enable 401, 415, 416
FEO FP Exception Mode 402
FE1 FP Exception Mode 402
FP FP Available 402
HV Hypervisor State 401
IR Instruction Relocate 402
LE Little-Endian Mode 402
ME Machine Check Enable 402
PMMPerformance Monitor Mark 402, 496
PR Problem State 401
RI Recoverable Interrupt 402, 415, 416
SE Single-Step Trace Enable 402
SF Sixty Four Bit mode 401, 420, 542
VEC Vector Avaialable 401
Machine Status Save Restore Register
See SRR0, SRR1
Machine Status Save Restore Register 0 459, 463, 465
Machine Status Save Restore Register 1 463, 465,

\section*{846}

\section*{472}
main storage 341
MB field 17
mbar instruction 374
MD-form 15
MDS-form 15
ME
See Machine State Register
ME field 17
memory barrier 347
Memory Coherence Required 345
mfmsr instruction 401, 417, 527
mfspr instruction 414, 526
mfsr instruction 449
mfsrin instruction 449
mftb instruction 378
Mnemonics 664
mnemonics
extended 317, 493, 635
mode change 420,542
move to machine state register 527
MSR
See Machine State Register
mtmsr 527
mtmsr instruction 401, 415, 479
mtmsrd instruction 401, 416, 479
mtspr instruction 413, 524
mtsr instruction 448
mtsrin instruction 448

\section*{N}

NB field 17
Next Instruction Address 404, 405, 515, 516, 517
NI 97
NIA 7
no-op 71
normalization 100
normalized number 98
not a number 99

\section*{0}

OE 97
OE field 17
opcode 0505
optional instructions 442
slbia 444
slbie 443
tlbia 453
tlbie 450
tlbiel 452
tlbsync 453
out-of-order operations 420,542
OV 38
overflow 105
OX 95

\section*{P}
page 342
size 422
page fault \(420,434,467,473,541\)
page table
See also hashed page table
search 433
update 454
page table entry 431, 435
Change bit 435
PP bits 437
Reference bit 435
update 454, 455
partially executed instructions 588
partition 397
Performance Monitor interrupt 476
performed 342
PID 543
PMM
See Machine State Register
PP bits 437
PR
See Machine State Register
precise interrupt 462,571
preferred instruction forms 19
priority of interrupts 479
Process ID Register 543
Processor Utilization of Resources Register 400, 412, 483, 759
Processor Version Register 407, 519
Program interrupt 471, 580
program order 341
Program Priority Register 39, 408, 412, 760
protection boundary 437, 470
protection domain 437
PTE 433
See also page table entry
PTEG 433
ptesync instruction 372, 395, 454
PURR
See Processor Utilization of Resources Register
PVR
See Processor Version Register

\section*{Q}
quadwords 4

\section*{R}

RA field 17
RB field 17
RC bits 435
Rc field 17
Rc instruction field 666
real address 427
Real Mode Offset Register 399, 490
real page
definition 393, 509
real page number 431
recoverable interrupt 465
reference and change recording 435
Reference bit 435
register
CSRR1 565
CTR 676
DEAR 566
ESR 567
IVORs 568
IVPR 566
ivpr 566
LR 676
PID 543
SRR0 564
SRR1 564
register transfer level language 7
Registers
implementation-specific MMCR1 656
supervisor-level MMCR1 656
registers
Condition Register 26
Count Register 27
CTR
Count Register 412, 523, 759
CTRL
Control Register 408
DABR(X)
Data Address Breakpoint Register
(Extension) 400, 412, 485, 490, 761
DAR
Data Address Register 412, 460, 468, 469, 470, 474, 475, 759
DEC
Decrementer 412, 482, 523, 599, 759
DSISR
Data Storage Interrupt Status Register 412, 460, 468, 470, 471, 474, 505, 759
EAR
External Access Register 412, 467, 473, 487, 490, 523, 759
Fixed-Point Exception Register 38
Floating-Point Registers 94
Floating-Point Status and Control Register 95
General Purpose Registers 38
HDEC
Hypervisor Decrementer 412, 483, 490, 759
HRMOR
Hypervisor Real Mode Offset Register 39, 399, 408, 490
HSPRGn
software-use SPRs 409
HSRRO
Hypervisor Machine Status Save Restore Register 0460
IVOR36
Interrupt Vector Offset Register 36 524, 760

IVOR37
Interrupt Vector Offset Register 37 524, 760
Link Register 27
LPCR
Logical Partitioning Control Register 397, 412, 443, 490, 760
LPIDR
Logical Partition Identification Register 399
LR
Link Register 412, 523, 759
MSR
Machine State Register 401, 404, 415, 416, 417, 463, 465, 466, 513, 527
PPR
Program Prioirty Register 39, 408, 412, 760
PURR
Processor Utilization of Resources

Register 400, 412, 483, 759
PVR
Processor Version Register 407, 519
RMOR Real Mode Offset Register 399, 490
SDR1
Storage Description Register 1 412, 433, 759
Storage DescriptionRegister 1490
SPRGn
software-use SPRs 412, 523, 759
SPRs
Special Purpose Registers 412
SRR0
Machine Status Save Restore Register 0 459, 463, 465
SRR1
Machine Status Save Restore Register 1 463, 465, 472
TB
Time Base 481,597
TBL
Time Base Lower 412, 481, 523, 597, 759
TBU
Time Base Upper 412, 481, 523, 597, 759
Time Base 377
XER
Fixed-Point Exception Register 402, 412, 475, 523, 759
relocation
data 420, 542
reserved field 5,394
reserved instructions 19
return from critical interrupt 681
rfci 681
rfci instruction 516
rfid instruction 351, 401, 405, 465, 479
rfmci instruction 517
RI
See Machine State Register
RID (Resource ID) 487
RMI
See Logical Partitioning Control Register RMLS

\section*{848}

See Logical Partitioning Control Register
RMOR
See Real Mode Offset Register
RN 97
rounding 101
RS field 18
RT field 18
RTL 7

\section*{S}

Save/Restore Register 0564
Save/Restore Register 1564
sc 680
sc instruction 404, 473, 515
SC-form 14
SDR1
See Storage Description Register 1
SE
See Machine State Register
segment
size 422
type 422
Segment Lookaside Buffer See SLB
Segment Registers 447
Segment Table
bridge 447
sequential execution model 25
definition 393,510
SF
See Machine State Register
SH field 18
SH instruction field 666
SI field 18
SI instruction field 666
sign 99
single-copy atomicity 343
single-precision 100
Single-Step Trace 473
SLB 427, 442
entry 428
slbia instruction 444
slbie instruction 443
slbmfee instruction 446
slbmfev instruction 446
slbmte instruction 445
SO 26, 27, 38
software-use SPRs 412, 523, 759
Special Purpose Registers 412
speculative operations 420,542
split field notation 13
SPR field 17, 18
SR 447
SR field 18
SRRO 564
SRR1 564
stdcx. instruction \(349,371,463,467,470,471,473\)
stmw instruction 470
storage
access order 347
accessed by processor 426
atomic operation 349
attributes
Endianness 346
implicit accesses 426
instruction restart 356
interrupt vectors 426
N 433
No-execute 433
order 347
ordering 347, 372, 374
protection
translation disabled 439
reservation 349
shared 347
with defined uses 426
storage access 341
definitions
program order 341
floating-point 111
storage access ordering 385
storage address 20
storage control
instructions 442, 554
storage control attributes 344
storage control instructions 357
Storage Description Register 1 412, 433, 490, 759
storage key 437
storage location 341
storage operations
in-order 420, 542
out-of-order 420,542
speculative 420,542
storage protection 437
string instruction 550
TLB management 550
stq instruction 410, 470
string instruction 550
stw instruction 505
stwcx. instruction \(349,370,463,467,470,471,473\)
stwx instruction 505
symbols 317, 493, 635
sync instruction \(351,372,395,435,463\)
synchronization \(395,454,511\)
context 395, 511
execution 395,511
interrupts 462
Synchronize 347
Synchronous 570
system call 680
system call instruction 593
System Call interrupt 473,581
System Reset interrupt 466
system-caused interrupt 462

\section*{T}
t bit 28
table update 454

TB 377
TBL 377
TBR field 18
TH field 18
Time Base 377, 481, 597
Time Base Lower 412, 481, 523, 597, 759
Time Base Upper 412, 481, 523, 597, 759
TLB 434, 442, 543
TLB management 550
tlbia instruction 434, 453
tlbie instruction 434, 450, 453, 455, 561
tlbiel instruction 452
tlbsync instruction 453, 454, 561
TO field 18
Trace interrupt 473
Translation Lookaside Buffer 543
translation lookaside buffer 434
trap instructions 592
trap interrupt
definition 393,510

\section*{U}

U field 18
UE 97
Ul field 18
UI instruction field 667
UMMCR1 (user monitor mode control register 1) 656
undefined 7
boundedly 4
underflow 106
UX 95

\section*{V}

VA-form 15
VE 97
VEC
See Machine State Register
virtual address 427, 430 generation 427
size 422
virtual page number 431
virtual storage 342
VX 95
VX-form 16
VXCVI 97
VXIDI 96
VXIMZ 96
VXISI 96
VXSNAN 96
VXSOFT 96
VXSQRT 96
VXVC 96
VXZDZ 96

\section*{W}

Watchdog Timer interrupt 582
words 4
Write Through Required 344
wrtee instruction 528
wrteei instruction 528
WS instruction field 667

\section*{X}

X-form 14
XE 97
XER 38, 402, 475
XFL-form 15
XFX-form 15
XL-form 15
XO field 18
XO-form 15
XS-form 15
XX 95

\section*{Z}
\(z\) bit 28
ZE 97
zero 98
zero divide 105
ZX 95

\section*{Numerics}

32-bit mode 422

\section*{Last Page - End of Document}```


[^0]:    0

[^1]:    

[^2]:    51

[^3]:    

[^4]:    9

[^5]:    

[^6]:    3

[^7]:    

[^8]:    $\mathrm{CR}_{4 \times \mathrm{BF}+32: 4 \times \mathrm{BF}+35} \leftarrow \mathrm{CR}_{4 \times \mathrm{BFA}+32: 4 \times \mathrm{BFA}+35}$

[^9]:    Embedded Floating-Point Divide By Zero Sticky Flag (FDBZS) [Categories: SP.FV, SP.FD, SP.FS]
    The FDBZS bit is set to 1 when an Embedded Floating-Point Divide instruction sets FDBZH or FDBZ to 1. That is, FDBZS $\leftarrow$ FDBZS | FDBZ | FDBZH. This is a sticky bit.
    Embedded Floating-Point Underflow Sticky Flag (FUNFS) [Categories: SP.FV, SP.FD, SP.FS]
    The FUNFS bit is defined to be the sticky

[^10]:    Special Registers Altered:

    | SO OV | (if $\mathrm{OE}=1$ ) |
    | :--- | ---: |
    | CRO | (if $\mathrm{Rc}=1$ ) |

    (if $\mathrm{Rc}=1$ )

[^11]:    Special Registers Altered:

    ```
    so OV
    ```

    CRO
    (if $O E=1$ )
    (if $\mathrm{Rc}=1$ )

[^12]:    Special Registers Altered:

    ```
    so OV
    ```

    CRO
    (if $O E=1$ )
    (if $\mathrm{Rc}=1$ )

