



Memory Export


- Shader output to a computed address
- · Virtualize shader resources multipass
- Shader debug
- Randomly update data structures from Vertex or Pixel Shader
- Scatter write





Texture/Vertex Fetch

- Shader fetch can be either:
 - Texture fetch (16 units)
 - LOD computation
 - · Linear, Bi-linear, Tri-linear Filtering
 - Uses cache optimized for 2D, 3D texture data with varying pixel sizes
 - Unified texture cache
 - Vertex fetch (16 units)
 - · Uses cache optimized for vertex-style data







Texture array application: Hundreds of instanced characters





13



Texture compression

- All of the old DXT formats
 - DXT1, DXT2/3, DXT4/5
- Several new formats (variations on above formats)
 - DXT3A
 - · 4 bit scalar replicated into four channels in shader
 - DXT3A as 1111
 - 1 bit per channel pixel
 - DXT5A
 - · 3bit selection between 2 8bit endpoints
 - · DXN
 - · 3Dc normal compression,
 - · 2-channel version of DXT5A
 - CTX1
 - 2bit selection between 2 8.8bit endpoints





High Dynamic Range Rendering

- Special compact HDR render target format:
 - Just 32 bits: 7e3 7e3 7e3 2
 - Compatible with multisample antialiasing
 - R, G and B are unsigned floating point numbers
 - 7 bits of mantissa
 - 3 bits of exponent
 - Range of 0..16
 - · 2 bits of alpha channel
- 16-bit fixed point at half speed
 - · With full blending



15




Displaced subdivision surfaces



Base mesh
• Used by Tessellator to generate vertices



Subdivision surface



Displaced subdivision surface



16

